vitis 报错（1）[Common 17-69] Command failed: ERROR

原创 已于 2023-08-03 10:24:02 修改 · 4.8k 阅读 · 7 ·
CC 4.0 BY-SA版权
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
文章标签：

#fpga开发 #嵌入式硬件 #单片机

于 2023-03-31 19:49:03 首次发布
在配置Zynq并添加SPI接口后，虽然BD验证和Bitstream生成成功，但在导出硬件时遇到[Common17-69]错误。这个问题可以通过重新打开工程来解决，这在Xilinx论坛上被证实为一种直接有效的解决方案。其他情况下，如包含ILA时也可能发生类似错误，但具体解决办法可能不同。

问题：[Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: The current design is not implemented.

只是简单的配置了zynq并添加了spi接口，bd验证以及bitstream生成都没有问题，包含bitstream导出hardware时出现如图报错 

解决办法：重新打开工程。

看了Xilinx论坛的帖子，也有包含ila时或者其他情况会出现该报错的，有其他解决办法，但重新打开工程最直接有效。

“FPGA开发中Vivado生成bit文件遇到的错误解决方案“
TechBurst的博客
08-08 2745
在Vivado中，可以通过Project Manager的左侧面板来进行添加IP核的操作，具体步骤为：右键点击“Sources”选项，选择“Add Sources”，然后选择“Add or create design sources”，最后选择IP核所在的路径即可。这个错误的意思是，Vivado无法生成特定单元的bit文件。通常，这种问题的根源是Vivado在生成bit文件时需要访问未批准的IP核，从而导致错误的发生。这些IP核可以是第三方的IP核或自己编写的IP核，但是没有在项目中进行正确的添加和授权。
[error] Vivado代码仿真时错误提示：ERROR: [Common 17-39] ‘launch_simulation‘ failed due to earlier errors.
热门推荐
ARM_qiao的博客
05-17 2万+
Verilog代码编写非语法错误定位
Vivado 增量综合检查点错误的排查与解决
最新发布
xingzhan2012的博客
10-19 439
Vivado 2024.2中ISP Pipeline IP重新编译后出现综合失败问题，原因是项目文件中硬编码引用了不存在的增量综合检查点文件（.dcp）。通过分析发现，项目错误配置为手动指定检查点模式而非自动管理模式。解决方案是编辑.xpr项目文件，删除IncrementalCheckpoint属性，保留AutoIncrementalCheckpoint配置。修改后项目可正常打开和综合，增量功能恢复。建议使用自动管理模式，避免手动指定检查点路径，同时在项目清理时注意增量综合文件的处理。该问题在Vivado项
[Common 17-69] Command failed: Cannot extract ‘d:mem_init_files/memory_initial.coe‘ to itself‘.
m0_70096539的博客
03-20 2199
解决Vivado 2023.2使用ram ip核时遇到.coe文件无法加载的问题。
Vivado编译报错：[Common 17-69] Command failed: No IP specified. Please specify IP with ‘objects‘
qq_43054364的博客
11-22 4859
[Common 17-69] Command failed: No IP specified. Please specify IP with 'objects'
[Common 17-69] Command failed: Vivado Synthesis failed
jingjiankai5228的博客
11-14 9328
遇到这种不报具体错误的错误，可以通过查询LOG文件，可能是因为license的原因导致编译失败
vivado软件export hardware 时报错[common 17-69]command failed:the current design is not impelent.
WJLHW的博客
10-08 2002
[common 17-69] not impelent.
Vivado HLS | Export RTL报错 “ERROR: [IMPL 213-28] Failed to generate IP.“
Always learn from the best.
03-09 6077
Vivado HLS | Export RTL报错 "ERROR: [IMPL 213-28] Failed to generate IP."
HLS ERROR: [IMPL 213-28] Failed to generate IP.
u014798590的博客
01-04 1万+
ERROR: [IMPL 213-28] Failed to generate IP. command 'ap_source' returned error code
vivado2020.1使用vitis生成QSPI启动文件报错
qq_32134427的博客
11-02 2193
在使用vivado2020.1使用vitis,生成QSPI启动文件时会报错，data2mem命令无法识别，这是因为data2mem是xilinx7series芯片的命令，当使用ultrascale/ultrascale+芯片时则需要使用updatemem命令，这或许是vitis的一个bug吧，明明选择的是ultrascale的芯片，却一直调用打她mem命令，挺麻烦的，需要手动执行，在XSCT console窗口执行的命令如下： updatemem -force -meminfo \ F:/xc7z35t/x
Starting C simulation ... D:/vitis202302/Vitis_HLS/2023.2/bin/vitis_hls.bat G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2/csim.tcl INFO: [HLS 200-10] Running 'D:/vitis202302/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe' INFO: [HLS 200-10] For user 'HP' on host 'desktop-qjs3vb7' (Windows NT_amd64 version 6.2) on Tue Jul 22 15:29:28 +0800 2025 INFO: [HLS 200-10] In directory 'G:/vitis2023_project' INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl Sourcing Tcl script 'G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2/csim.tcl' INFO: [HLS 200-1510] Running: source G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2/csim.tcl INFO: [HLS 200-1510] Running: open_project SmoothProfileOnXAxisMean_NoGray INFO: [HLS 200-10] Opening project 'G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray'. INFO: [HLS 200-1510] Running: set_top SmoothProfileOnXAxisMean INFO: [HLS 200-1510] Running: add_files SmoothProfileOnXAxisMean.cpp WARNING: [HLS 200-40] Cannot find design file 'SmoothProfileOnXAxisMean.cpp' INFO: [HLS 200-1510] Running: add_files SmoothProfileOnXAxisMean_NoGray/src/SmoothProfileOnXAxisMean.h INFO: [HLS 200-10] Adding design file 'SmoothProfileOnXAxisMean_NoGray/src/SmoothProfileOnXAxisMean.h' to the project INFO: [HLS 200-1510] Running: add_files -tb SmoothProfileOnXAxisMean_NoGray/src/SmoothProfileOnXAxisMean_test.cpp -cflags -Wno-unknown-pragmas INFO: [HLS 200-10] Adding test bench file 'SmoothProfileOnXAxisMean_NoGray/src/SmoothProfileOnXAxisMean_test.cpp' to the project INFO: [HLS 200-1510] Running: open_solution solution2 -flow_target vivado INFO: [HLS 200-10] Opening solution 'G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2'. INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns. INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.35ns. INFO: [HLS 200-1611] Setting target device to 'xcku060-ffva1156-2-e' INFO: [HLS 200-1505] Using flow_target 'vivado' Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html INFO: [HLS 200-1464] Running solution command: config_export -display_name=SmoothProfileOnXAxisMean INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog INFO: [HLS 200-1464] Running solution command: config_export -library=KU060_200M_II1_NoGray_WIN33_250721 INFO: [HLS 200-1464] Running solution command: config_export -output=D:/HLS/SmoothProfileOnXAxisMean INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog INFO: [HLS 200-1464] Running solution command: config_export -vendor=WEIGUO INFO: [HLS 200-1464] Running solution command: config_export -version=2.5 INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim INFO: [HLS 200-1510] Running: set_part xcku060-ffva1156-2-e INFO: [HLS 200-1510] Running: create_clock -period 5 -name default INFO: [HLS 200-1510] Running: config_export -display_name SmoothProfileOnXAxisMean -format ip_catalog -library KU060_200M_II1_NoGray_WIN33_250721 -output D:/HLS/SmoothProfileOnXAxisMean -rtl verilog -vendor WEIGUO -version 2.5 INFO: [HLS 200-1510] Running: config_cosim -tool xsim INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.35 INFO: [HLS 200-1510] Running: source ./SmoothProfileOnXAxisMean_NoGray/solution2/directives.tcl INFO: [HLS 200-1510] Running: set_directive_top -name SmoothProfileOnXAxisMean SmoothProfileOnXAxisMean INFO: [HLS 200-1510] Running: csim_design -quiet INFO: [SIM 211-2] *************** CSIM start *************** INFO: [SIM 211-4] CSIM will launch GCC as the compiler. INFO: [HLS 200-2036] Building debug C Simulation binaries Compiling ../../../src/SmoothProfileOnXAxisMean_test.cpp in debug mode Generating csim.exe Makefile.rules:317: recipe for target 'csim.exe' failed In file included from D:/vitis202302/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0, from D:/vitis202302/Vitis_HLS/2023.2/include/hls_fpo.h:140, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19, from D:/vitis202302/Vitis_HLS/2023.2/include/hls_half.h:26, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/ap_private.h:52, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/ap_common.h:666, from D:/vitis202302/Vitis_HLS/2023.2/include/ap_int.h:10, from ../../../src/SmoothProfileOnXAxisMean.h:3, from ../../../src/SmoothProfileOnXAxisMean_test.cpp:3: D:/vitis202302/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined #define __GMP_LIBGMP_DLL 0 In file included from D:/vitis202302/Vitis_HLS/2023.2/include/hls_fpo.h:140:0, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19, from D:/vitis202302/Vitis_HLS/2023.2/include/hls_half.h:26, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/ap_private.h:52, from D:/vitis202302/Vitis_HLS/2023.2/include/etc/ap_common.h:666, from D:/vitis202302/Vitis_HLS/2023.2/include/ap_int.h:10, from ../../../src/SmoothProfileOnXAxisMean.h:3, from ../../../src/SmoothProfileOnXAxisMean_test.cpp:3: D:/vitis202302/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition #define __GMP_LIBGMP_DLL 1 obj/SmoothProfileOnXAxisMean_test.o: In function `main': G:\vitis2023_project\SmoothProfileOnXAxisMean_NoGray\solution2\csim\build/../../../src/SmoothProfileOnXAxisMean_test.cpp:59: undefined reference to `SmoothProfileOnXAxisMean(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_uint<6>, float)' collect2.exe: error: ld returned 1 exit status make: *** [csim.exe] Error 1 ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s). INFO: [SIM 211-3] *************** CSIM finish *************** INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.536 seconds; current allocated memory: 0.371 MB. 4 while executing "source G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2/csim.tcl" invoked from within "hls::main G:/vitis2023_project/SmoothProfileOnXAxisMean_NoGray/solution2/csim.tcl" ("uplevel" body line 1) invoked from within "uplevel 1 hls::main {*}$newargs" (procedure "hls_proc" line 16) invoked from within "hls_proc [info nameofexecutable] $argv" INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.239 seconds; peak allocated memory: 199.672 MB. Finished C simulation.
07-23
INFO: [SIM 211-1] CSim done with 0 errors. INFO: [SIM 211-3] *************** CSIM finish *************** ``` ## 总结 您遇到的HLS C仿真失败问题主要是由于： 1. 实现文件(`.cpp`)未添加到项目中 2. ...
xsct% hsi create_sw_design -name zynq_bsp -proc ps7_cortexa9_0 -os device_tree ERROR: [Hsi 55-1594] Core device_tree of version not found in repositories ERROR: [Hsi 55-1447] Error: running create_sw_design. ERROR: [Common 17-39] 'hsi::create_sw_design' failed due to earlier errors. xsct% ::hsi::create_sw_design -help ::hsi::create_sw_design Description: Create a software design. Syntax: ::hsi::create_sw_design -proc <arg> [-app <arg>] [-os <arg>] [-os_ver <arg>] [-quiet] [-verbose] <name>... Returns: Software design object. Returns nothing if the command fails. Usage: Name Description ----------------------- -proc processor name [-app] Application name [-os] os name Default: standalone [-os_ver] os version [-quiet] Ignore command errors [-verbose] Suspend message limits during command execution <name> Software design name Categories: Software xsct%
03-16
好的，用户遇到了在使用XSCT工具创建软件设计时的错误，具体是执行`hsi create_sw_design -name zynq_bsp -proc ps7_cortexa9_0 -os device_tree`命令后报错，提示找不到设备树核心版本。我需要分析可能的原因，并...
VIVADO出现：[Common 17-69] Command failed: Unable to run synthesis. No HDL sources found in project错误解决
Cfx1998的博客
07-09 603
【摘要】编译工程时出现“[Common17-69]无法运行综合，项目中未找到HDL源文件”错误。原因是该工程在License更新前创建但未重置。解决方法：对bd工程进行RESET操作后重新生成HDL文件即可解决。问题源于新旧License环境冲突，通过工程重置可恢复正常编译流程。（98字）
vivado仿真时候报错Common 17-39
weixin_44695217的博客
02-18 1万+
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
[Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: “E:/FPGA_project/prj
fpga_freshbird的博客
10-18 1035
如果你的vivado使用的是第三方的编辑器，比如vscode，在用vivado自带的仿真器进行仿真时，后台打开了vscode等第三方编辑器，就会报这样的错。解决办法，关掉后台第三方编辑器！
[Common 17-69] Command failed: This design contains one or more cells for which bitstream -12
wind
07-12 2万+
查了一下网站，这个问题应该是 axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i。，到邮箱里下载lic,然后在license manager 里面重现加载lic.这个IP没有授权，可以综合，但是不能生成bit 文件。重新设置后，发现还是不能生成bit ,仔细。检查license状态，一看，发现过期了。创作时间：2021-07-12。重新设置license。
[Common 17-69] Command failed: This design contains one or more cells for which bitstream generation
u011565038的博客
06-12 2255
[Common 17-69] Command failed: This design contains one or more cells for which bitstream generation错误解决详解
使用vitis烧写程序时报错“Could not read hardware specification. Please check platform associated with project”
qq_43248127的博客
10-27 1230
使用vitis烧写程序时报错“Could not read hardware specification. Please check platform associated with project”。[在这里插入图片描述](https://img-blog.csdnimg.cn/68123ca8db654a3086576395f6e97416.png。这个问题就是app project里的platform文件路径丢失导致的，重新添加platform文件。
vitis报错：platform out-of-date，编译时makefile error；
qq_44406549的博客
06-20 2006
vitis报错：platform out-of-date，编译时makefile error；
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值