Add delay for Verilog

本文详细讲解了Verilog中assign、blocking assignment和non-blocking assignment的延迟使用,以及如何在clock generation模块中设置合理的延时。重点介绍了放置延迟在LHS和RHS的区别,并提供了clock信号生成的示例。

摘要生成于 C知道 ,由 DeepSeek-R1 满血版支持, 前往体验 >

在verilog中添加delay

推荐

  1. assign #5 y=~x;
  2. always @ (a) y <= #5 ~a;

 

Continuous assignment delay

assign #5 y = ~x; OK

 

Blocking assignment delay

always @(a) #5 y = ~a; LHS

always @(a) y = #5 ~a; RHS

placing delays on the LHS of blocking assignments in a testbench is reasonable since the delay is just being used to time-space sequential input stimulus events.

do not place delays on the RHS of blocking assignments in a testbench.

 

Nonblocking assignment delay

always @(a) #5 y <= ~a;

always @(a) y <= #5 ~a; 推荐的

 

clock generation

module top;
  bit clk = 0;
  always #5 clk = ~clk;
  ...
endmodule

 

ref: https://www-inst.eecs.berkeley.edu/~cs152/fa06/handouts/CummingsHDLCON1999_BehavioralDelays_Rev1_1.pdf

 
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值