跟我学VMM testbech (10)---实战 MP2991

最新推荐文章于 2025-07-22 09:30:26 发布

原创最新推荐文章于 2025-07-22 09:30:26 发布 · 2.5k 阅读

1 ·

CC 4.0 BY-SA版权

文章标签：

#include #generator #callback #interface #function #access

SystemVerilog 专栏收录该内容

83 篇文章

订阅专栏

本文介绍了一种名为九阳神功的环境配置方法，该方法通过一系列步骤实现了硬件和软件的重置、配置和测试。核心内容包括RAL模型的构建、测试环境的搭建以及各个模块之间的交互。

我们在ENV中将各个组件连接起来，并且启动。。。（即九阳神功）

这里我们详细介绍一下RAL 如何融入ENV中。 RAL自己有一个ENV vmm_ral_env. 而传统的testbench 也有一个ENV 叫vmm_env. 他们之间的关系是vmm_env --> vmm_ral_env ---> 用户的最终的env(这里是svidEnv).

vmm_ral_env 从vmm_env中派生出来，也有自己的九阳神功，开放的函数为 hw_reset(), sw_reset(). 开放的数据成员是ral. 这里ral是一个从Xactor派生出来的RAL access interface。

//################################################################# // SVID VMM Environment //################################################################# // Version: 1.0 // Owner: Shixu.Luo; rluo@synopsys.com // Description: // VMM Top env, includs all the xactors, 9 steps of vmm flow. // Modifcation //################################################################## `include "../tb/ral/ral_svidRegSys.sv" `include "../tb/env/svidSYSCfg.sv" `include "../tb/env/svidREGCfg.sv" `include "../tb/otp/svidOTPXactor.sv" `include "../tb/ral/svidRALTrans.sv" `include "../tb/ral/svidRALRWXactor.sv" `include "../tb/env/svidCfgDUT.sv" `include "../tb/svid/svidTrans.sv" `include "../tb/svid/svidBFM.sv" `include "../tb/mon/svidMON.sv" `include "../tb/svid/svidXactor.sv" `include "../tb/svid/svidCovCallbacks.sv" // Added by Simon.Huang on Mar 31st,2010 `include "../tb/adc/svidADCTrans.sv" `include "../tb/adc/svidADCBFM.sv" `include "../tb/adc/svidADCXactor.sv" // Register fsdbLog into vmm `include "../tb/env/log2fsdb.sv" class svidEnv extends vmm_ral_env; // 总的interface virtual svidIntf svidintf; //cfg svidSYSCfg sys_cfg; svidREGCfg reg_cfg; svidCfgDUT cfgdut; //定义了一个利用ral初始化DUT寄存器的task //RAL model ral_sys_svidRegSys svid_ral_model; // 注册时使用的RAL model vmm_ral_block_or_sys svid_ral_get_model; // RAL model 的基类 ral_sys_svidRegSys svid_ral_sys; // 从RAL model svidRALRWXactor svid_ral_xactor; // RAL RW transactor svidRALTrans_channel ral_chan; // RAL channel //OTP Xactor svidOTPXactor otp_xactor; //SVID generator, Xactor, BFM, Monitor svidTrans_atomic_gen svid_gen; svidXactor svid_xactor; svidBFM svid_bfm; svidMON svid_mon; // coverage callback 基于svidCallbacks基于vmm_xactor_callbacks svidCovCallbacks svid_callback; // Register fsdbLog into vmm log2fsdb l2f; // Added by Simon.Huang on Mar 31st,2010 // svidADCTrans generator svidADCTrans_atomic_gen tempa_gen; svidADCTrans_atomic_gen tempb_gen; svidADCTrans_atomic_gen imona_gen; svidADCTrans_atomic_gen imonb_gen; svidADCTrans_atomic_gen vina_gen; svidADCTrans_atomic_gen vinb_gen; svidADCTrans_atomic_gen iina_gen; svidADCTrans_atomic_gen iinb_gen; // svidADCBFM svidADCBFM adc_bfm; // svidADCBFM svidADCXactor adc_handler; // svidADCTrans channel // From handler to BFM svidADCTrans_channel adc_chan; extern function new(virtual svidIntf svidintf); extern virtual function void gen_cfg(); extern virtual function void build(); extern virtual task reset_dut(); extern virtual task cfg_dut(); extern virtual task start(); extern virtual task wait_for_end(); extern virtual task stop(); extern virtual task cleanup(); extern virtual task report(); extern virtual task hw_reset() ; extern virtual task resetdut() ; endclass //******************************************************************** // Constructor //******************************************************************** function svidEnv::new(virtual svidIntf svidintf); super.new("Environment"); this.svidintf = svidintf; // 生成一个RAL Model的实例 svid_ral_model=new(); `vmm_debug(log, "set_model"); //将这个RAL model和RAL access interface关联起来，这样就可以通过model直接读写了。 this.ral.set_model(this.svid_ral_model); ral_chan=new("svidRALTrans ral_chan", "class"); //生成RAL RW transactor svid_ral_xactor=new(svidintf,ral_chan); sys_cfg =new(); // Register fsdbLog into VMM if (! $test$plusargs ("nofsdb") ) begin this.l2f = new; this.log.set_format(l2f); end endfunction //******************************************************************** // Step 1: Generate Configuration //******************************************************************** function void svidEnv::gen_cfg(); super.gen_cfg(); if (!sys_cfg.randomize()) `vmm_fatal(this.log, "System level Configuration Randomization Failed!/n"); reg_cfg=new(sys_cfg); if (!reg_cfg.randomize()) `vmm_fatal(this.log, "Register Level Configuration Randomization Failed!/n"); svidTrans::reg_cfg=reg_cfg; // static handler endfunction //******************************************************************** // Step 2: Build //******************************************************************** function void svidEnv::build(); super.build(); //----------------------------------- //Build ral model here! //----------------------------------- //register ral model 把RAL RW Xactor和RAL access interface 关联起来 this.ral.add_xactor(svid_ral_xactor); //get RAL Model, start xactor svid_ral_xactor.start_xactor(); svid_ral_sys= new(); //把和RAL access interface关联起来的RAL model get出来 svid_ral_get_model= this.ral.get_model(); if(svid_ral_get_model==null) `vmm_fatal(log, "NF RAL model is null"); //reset ral model svid_ral_get_model.reset(); //ral handle 把get出来的RAL model转化成用户扩展的类型 $cast(svid_ral_sys,svid_ral_get_model); //----------------------------------- //Build other xactors //----------------------------------- //OTP Xactor otp_xactor=new(sys_cfg,reg_cfg,svidintf); //SVID generator svid_gen=new("svidTrans_atomic_gen",1); svid_gen.stop_after_n_insts=sys_cfg.run_for_n_trans; //SVID BFM svid_bfm=new(svidintf); //SVID Monitor svid_mon=new(svidintf,sys_cfg,reg_cfg,svid_ral_sys,); //SVID Xactor svid_xactor=new(sys_cfg,reg_cfg,svid_ral_sys,svidintf,ral_chan,svid_gen.out_chan,svid_bfm.bfm_chan,svid_mon.mon_chan); // svid callback svid_callback = new(); svid_xactor.append_callback(svid_callback); // Added by Simon.Huang on Mar 31st,2010 // svidADCTrans generator adc_chan=new("svidADCTrans chan", "adc_chan"); // svidADCTrans generator tempa_gen=new("svidADCTrans_atomic_gen tempa",1); tempb_gen=new("svidADCTrans_atomic_gen tempb",1); imona_gen=new("svidADCTrans_atomic_gen imona",1); imonb_gen=new("svidADCTrans_atomic_gen imonb",1); vina_gen=new("svidADCTrans_atomic_gen vina",1); vinb_gen=new("svidADCTrans_atomic_gen vinb",1); iina_gen=new("svidADCTrans_atomic_gen iina",1); iinb_gen=new("svidADCTrans_atomic_gen iinb",1); // svidADCXactor adc_handler adc_handler = new(svidintf, svid_ral_sys, tempa_gen.out_chan, tempb_gen.out_chan, imona_gen.out_chan, imonb_gen.out_chan, vina_gen.out_chan, vinb_gen.out_chan, iina_gen.out_chan, iinb_gen.out_chan, adc_chan); // svidADCBFM adc_bfm adc_bfm = new(svidintf, adc_chan); endfunction //******************************************************************** // Step 3: Reset DUT //******************************************************************** task svidEnv::reset_dut(); super.reset_dut(); resetdut(); endtask //******************************************************************** // Step 4: Configure DUT //******************************************************************** task svidEnv::cfg_dut(); super.cfg_dut(); otp_xactor.start_xactor(); wait(svidTBTop.logic_core.u_pp.vboot_done_a); wait(svidTBTop.logic_core.u_pp.vboot_done_b); repeat(2) @(posedge svidintf.dac_clk); `vmm_note(log,"monitor start....."); svid_mon.start_xactor(); //cfg DUT via RAL+SVID bus //cfgdut=new(sys_cfg,reg_cfg,svid_ral_sys); svid_bfm.start_xactor(); svid_xactor.start_xactor(); //cfgdut.write_regs(); endtask //******************************************************************** // Step 5: Start //******************************************************************** task svidEnv::start(); super.start(); //add xactor start here!!! svid_gen.start_xactor(); // Added by Simon.Huang on Mar 31st,2010 tempa_gen.start_xactor(); tempb_gen.start_xactor(); imona_gen.start_xactor(); imonb_gen.start_xactor(); vina_gen.start_xactor(); vinb_gen.start_xactor(); iina_gen.start_xactor(); iinb_gen.start_xactor(); adc_handler.start_xactor(); adc_bfm.start_xactor(); endtask //******************************************************************** // Step 6: Wait for End //******************************************************************** task svidEnv::wait_for_end(); super.wait_for_end(); //add your own end notifier here !!!!! svid_gen.notify.wait_for(svidTrans_atomic_gen::DONE); endtask //******************************************************************** // Step 7: Stop //******************************************************************** task svidEnv::stop(); super.stop(); //add your xactor stop here !!!! svid_gen.stop_xactor(); endtask //******************************************************************** // Step 8: Cleanup //******************************************************************** task svidEnv::cleanup(); super.cleanup(); endtask //******************************************************************** // Step 9: Report //******************************************************************** task svidEnv::report(); super.report(); endtask //******************************************************************** // Hardware reset //******************************************************************** // 取代dut_reset() task svidEnv::hw_reset() ; `vmm_trace(log, $psprintf("ENV hw_reset begins /n")); //pin cfg svidintf.por <=1'b0; svidintf.vdin <=1'b1; //release rstn pin #200000; svidintf.por <=1'b1; `vmm_trace(log, $psprintf("ENV hw_reset ends /n")); endtask task svidEnv::resetdut; endtask