Denali DDR 在PL301应用下是否需要多个AXI port

question by Michael

        Denali DDR2 IP has it’s own arbiter for multi-port AXI bus.  ARM bus matrix (PL301) also has it’s arbiter.  AXI protocol support reorder and AXI slave can have read/ write acceptance great than 1.

Is there any performance advantage when using multi-port AXI configuration instead of single port AXI which support AXI reorder? ( our system adopt PL301)

 

Answer from Denali

        For a multiport controller, we will have an arbiter.  The use of multiport AXI is usually for customer to hookup latency sensitive masters to be directly to the controller instead of going through the bus fabric that may result in larger latency. If there is no such requirement, you may opt for single AXI port.  Secondly, having multiple ports, it gives you more room for reordering. Write commands from different ports can be reorder if there are no write collision. For single port, all write commands coming in are process in order to ensure coherency.

 

评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值