IC Design 之设计流程和工具

本文深入探讨了集成电路设计流程,从市场分析到硅片制造的各个环节,并详细介绍了Synopsys、Cadence等常用设计工具。

IC Design 之设计流程和工具

  (2009-06-29 22:28:03)
标签: 

it

分类: IC info&tech

Flow:
 Pre-Study and Market Analyze
 ASIC Function Specification
 Top-Level Architecture Design
 Identify needed IP and Select team members
 Estimate Silicon area,pin-out,cost and power
 Module Detail Specification
◆ Module Implementation, RTL Code and Initial trial synthesis
 Subsystem Simulation with Feature lists
 Familiar with Simulation Environment and write Testcase
 System Simulation and Top-Level Logic Synthesis
 Pre-STA and Pre-netlist Simulation
 RTL To Pre-netlist Formality
 Code coverage analyze
 Final Pre-netlist delivered
 Layout and Backend
 Device pin lists and Package
 DFT and ATPG
 Layout Floorplan,Place and Route
 Preparation for Testing of the Silicon
 Pre-netlist To Post-netlist Formality
 Post-nelist simulation and statice timing analyze
 Test vectors (IDDQ,scan and functional) prepare
 ASIC Sign-Off
 Tape-out and manufacture
◆ Testing of the Sample Silicon

 

Tools:
Synopsys、Cadence、Magma、Mentor、Specman

评论
成就一亿技术人!
拼手气红包6.0元
还能输入1000个字符
 
红包 添加红包
表情包 插入表情
 条评论被折叠 查看
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值