IC Design 之设计流程和工具
(2009-06-29 22:28:03) 标签: it | 分类: IC info&tech |
Flow:
◆ Pre-Study and Market Analyze
◆ ASIC Function Specification
◆ Top-Level Architecture Design
◆ Identify needed IP and Select team members
◆ Estimate Silicon area,pin-out,cost and power
◆ Module Detail Specification
◆
◆ Subsystem Simulation with Feature lists
◆ Familiar with Simulation Environment and write Testcase
◆ System Simulation and Top-Level Logic Synthesis
◆ Pre-STA and Pre-netlist Simulation
◆ RTL To Pre-netlist Formality
◆ Code coverage analyze
◆ Final Pre-netlist delivered
◆ Layout and Backend
◆ Device pin lists and Package
◆ DFT and ATPG
◆ Layout Floorplan,Place and Route
◆ Preparation for Testing of the Silicon
◆ Pre-netlist To Post-netlist Formality
◆ Post-nelist simulation and statice timing analyze
◆ Test vectors (IDDQ,scan and functional) prepare
◆ ASIC Sign-Off
◆ Tape-out and manufacture
◆
Tools:
Synopsys、Cadence、Magma、Mentor、Specman
本文深入探讨了集成电路设计流程,从市场分析到硅片制造的各个环节,并详细介绍了Synopsys、Cadence等常用设计工具。
8万+

被折叠的 条评论
为什么被折叠?



