菜蒴-优快云博客

This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. Fix the bug(s).

2024-12-12 11:52:13 242

原创 HDLBits-Verilog:Add/sub

The following adder-subtractor with zero flag doesn't work. Fix the bug(s).

2024-12-12 11:51:38 122

原创 HDLBits-Verilog:Bugs mux4

This 4-to-1 multiplexer doesn't work. Fix the bug(s).You are provided with a bug-free 2-to-1 multiplexer:

2024-12-12 11:50:35 147

原创 HDLBits-Verilog:NAND

This three-input NAND gate doesn't work. Fix the bug(s).You must use the provided 5-input AND gate:

2024-12-12 11:49:50 139

原创 HDLBits-Verilog:Left/right arithmetic shift by 1 or 8

Left/right arithmetic shift by 1 or 8

2024-12-12 11:49:05 398

原创 HDLBits-Verilog:Rotate100

Rotate100

2024-12-12 11:48:24 180

原创 HDLBits-Verilog:Shift4

Shift4

2024-12-12 11:47:43 219

原创 HDLBits-Verilog:Countslow

Countslow

2024-12-12 11:47:07 167

原创 HDLBits-Verilog:Count1to10

Count1to10

2024-12-12 11:46:03 199

原创 HDLBits-Verilog:Count10

Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0.

2024-12-12 11:44:22 181

原创 HDLBits-Verilog:Count15

Count15

2024-12-12 11:43:19 211

原创 HDLBits-Verilog:Dualedge

Dualedge

2024-12-12 11:42:22 318

原创 HDLBits-Verilog:Edge capture register

Edge capture register

2024-12-12 11:41:30 934

原创 HDLBits-Verilog:Detect both edge

Detect both edge

2024-12-12 11:39:17 181

原创 HDLBits-Verilog:Detect an edge

For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.

2024-12-12 11:37:41 172

原创 HDLBits-Verilog:JK flip-flop

“!”表示逻辑取反，“~”表示按位取反。

2024-12-11 11:38:50 235

原创 HDLBits-Verilog:DFFs and gates

Given the finite state machine circuit as shown, assume that the D flip-flops are initially reset to zero before the machine begins.

2024-12-11 11:37:49 157

原创 HDLBits-Verilog:Mux and DFF

Write a Verilog module (containing one flip-flop and multiplexer) named top_module for this submodule.

2024-12-11 11:37:05 305

原创 HDLBits-Verilog:DFF

Implement the following circuit:

2024-12-11 11:35:45 364

原创 HDLBits-Verilog:D Latch

Implement the following circuit:

2024-12-11 11:35:13 235

原创 HDLBits-Verilog:DFF with byte enable

Create 16 D flip-flops.

2024-12-11 11:34:30 307

原创 HDLBits-Verilog:DFF with asynchronous reset 异步

HDLBits-Verilog:DFF with asynchronous reset 异步

2024-12-11 11:33:41 267

原创 HDLBits-Verilog:DFF with reset 同步

Create 8 D flip-flops with active high synchronous reset. All DFFs should be triggered by the positive edge of clk.

2024-12-11 11:32:49 155

原创 HDLBits-Verilog:K-map implemented with a multiplexer

You are implementing just the portion labelled top_module, such that the entire circuit (including the 4-to-1 mux) implements the K-map.

2024-12-11 11:32:02 542

原创 HDLBits-Verilog:4-variable

Implement the circuit described by the Karnaugh map below.

2024-12-11 11:30:39 230

原创 HDLBits-Verilog:Adder100

Create a 100-bit binary adder. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out.

2024-12-11 11:30:00 395

原创 HDLBits-Verilog:Signed addition overflow

Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.

2024-12-11 11:29:21 263