Fsm1s

This is a Moore state machine with two states, one input, and one output. Implement this state machine. Notice that the reset state is B.

This exercise is the same as fsm1, but using synchronous reset.

 

// Note the Verilog-1995 module declaration syntax here:
module top_module(clk, reset, in, out);
    input clk;
    input reset;    // Synchronous reset to state B
    input in;
    output out;//  
    reg out;

    // Fill in state name declarations
	parameter A = 2'b00;
    parameter B = 2'b01;
    
    reg present_state, next_state;

    assign out = next_state == B ? 1'b1 : 1'b0;
     	
    always @(*)
        next_state <= present_state;
        
    always @(posedge clk) begin
        if (reset) begin  
            // Fill in reset logic
            present_state <= B; 
        end else begin
            case (present_state)
                // Fill in state transition logic
                B: if(in == 0)
                    	present_state <= A;
                	else 
                        present_state <= B;
                A: if(in == 0)
                    	present_state <= B;
                	else 
                        present_state <= A;
                
                   default: present_state <= B;
            endcase 
        end
    end

endmodule

评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包

打赏作者

eachanm

你的鼓励将是我创作的最大动力

¥1 ¥2 ¥4 ¥6 ¥10 ¥20
扫码支付:¥1
获取中
扫码支付

您的余额不足,请更换扫码支付或充值

打赏作者

实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值