MDK调试模式下，NVIC各项含义

最新推荐文章于 2023-04-10 18:21:04 发布

zpikachu

最新推荐文章于 2023-04-10 18:21:04 发布

阅读量1.4k

点赞数

原文链接：https://www.keil.com/dd/vtr/4602/8690.htm

版权

STM32 同时被 2 个专栏收录

10 篇文章

订阅专栏

KEIL MDK

7 篇文章

订阅专栏

该博客详细介绍了STM32F103ZD微控制器的Nested Vectored Interrupt Controller (NVIC)的模拟特性。内容包括中断状态显示、配置选项、中断控制与状态寄存器、应用中断及复位控制、向量表偏移和软件中断触发等。用户可以查看并配置每个中断的启用、挂起状态和优先级，以及系统中断的相关控制位。

摘要生成于 C知道，由 DeepSeek-R1 满血版支持，前往体验 >

Peripheral Simulation

For STMicroelectronics STM32F103ZD — Nested Vectored Interrupt Controller (NVIC)

在这里插入图片描述

Simulation support for this peripheral or feature is comprised of:

Dialog boxes which display and allow you to change peripheral configuration.

These simulation capabilities are described below.
Nested Vectored Interrupt Controller Dialog

Nested Vectored Interrupt Controller

The Nested Vectored Interrupt Controller Dialog displays the status of all simulated MCU interrupts. The channel, source, name, vector, priority and interrupt state for each interrupt is displayed. You may select and configure each interrupt using the following control groups:

Selected Interrupt

Enable is checked when this interrupt is enabled. You may manually enable the interrupt by setting this bit.
Pending is checked when this interrupt occurred but has not been serviced. You may manually trigger the interrupt by setting this bit.
Priority displays the priority assigned to the selected interrupt.

Interrupt Control & State

INT_CTRL_ST (Interrupt Control & State Register) contains the following bit settings:
RETTOBASE indicates that the current active interrupt is the only active interrupt.
ISRPREEMPT indicates that the next pending interrupt becomes active.
VECTACTIVE the interrupt number of the vector that is active.
VECTPENDING the number of the pending interrupt (read only).
ISRPENDING indicates that an interrupt is pending (read only).

Application Interrupt & Reset Control

AIRC (Application Interrupt/Reset Control Register) contains the following bit settings:
VECTRESET resets the system except for the debug components.
VECTCLRACTIVE clears state information.
SYSRESETREQ causes the external signal for reset to be raised.
ENDIANESS selects the significant byte order of a word.
PRIGROUP is used to divide the priority into group priority and subgroup priority.

Vector Table Offset

VTO (Vector Table Offset Register) contains the vector table settings.
TBLOFF contains offset of the vector table from Code or RAM.
TBLBASE indicates if the table is in Code or RAM.

Software Interrupt Trigger

SW_TRIG_INT (Software Trigger Interrupt Register) contains the following:
INTID the indicated interrupt is pending.