derive_timing_constraints--DC

本文介绍在集成电路设计中如何使用时序约束命令来优化设计。通过设置最大延迟、最小延迟等约束条件,可以有效地调整电路的工作速度,并确保设计符合性能要求。文章还详细解释了如何使用路径命令进行时序分析。

When realistic goals are unknown, map the design or subdesign to gates, setting no constraints, to determine the current design speed. Use these results to determine the constraints to set on the design, then recompile the design.

If the design is already in netlist format (mapped to gates), you can extract the constraints by using the
derive_timing_constraints command.

Path-Based Commands:

Commands that operate on timing paths or endpoints are called path-based commands. They are

• group_path
• set_max_delay
• set_min_delay
• set_false_path

• set_multicycle_path
• reset_path

 

reset_path:

To remove maximum delay, minimum delay, multicycle path, and false path information for the specified paths, use the reset_path command.

report_timing_requirements:

To show the current path-based timing requirements on a design,use the report_timing_requirements command.

report_timing_requirements

To report invalid path-based timing requirements, use the report_timing_requirements -ignored  command and option.

To show the contents of all path groups in the design, use thereport_path_group command.

评论
成就一亿技术人!
拼手气红包6.0元
还能输入1000个字符
 
红包 添加红包
表情包 插入表情
 条评论被折叠 查看
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值