Make a decade counter that counts 1 through 10, inclusive. The reset input is synchronous, and should reset the counter to 1
.
module top_module (
input clk,
input reset,
output [3:0] q);
always@ (posedge clk)
if(reset)
q <= 4'd1;
else if(q == 4'd10)
q <= 4'd1;
else q <= q + 1'd1;
endmodule
Thismoduledescribesadecadecounterthatcountsfrom1to10inclusively.Itfeaturesasynchronousresetinputwhichsetsthecountbackto1onapositiveedgeoftheclocksignal.Thecounterincrementsby1unlessitreaches10,whereitrollsoverto1again.

被折叠的 条评论
为什么被折叠?



