MCLK Master clock SCLK Serial data bit clock LRCK Serial data left and right channel frame clock TDMIN TDM data in SDOUT/AD2 Serial data output/ I2 C address AD2 MOSI 主输出,从输入 ==>DO 数据输出 MISO 主输入,从输出==>DI数据输入