How to Read TLB Entries on Intel Arch?

最新推荐文章于 2023-01-27 13:42:06 发布

原创最新推荐文章于 2023-01-27 13:42:06 发布 · 572 阅读

0 ·

CC 4.0 BY-SA版权

文章标签：

#translation #basic #function

Architecture 专栏收录该内容

9 篇文章

订阅专栏

本文探讨了TLB（Translation Lookaside Buffer）的作用及其在地址转换过程中的重要性。通过函数调用引发的新虚拟地址到物理地址的转换，进一步解释了TLB如何处理更新和替换策略，例如使用FIFO等方法。

First, do you know what TLB is? It caches latest address translation,
correct? Thus, by doing the function call, it is likely that new
virtual address needs to be translated to physical address, right?
And...where do you think it will end up? TLB again, right?

And since TLB size is not that big...guess how it manages itself in
that situation.... again ...simple...FIFO.... or anything like
that...but you get the basic message.



But its 100% possible in MIPS
 since the priviledged code in MIPS doesn't need TLB mappings.