HDL bits 10/11

最新推荐文章于 2025-12-21 15:46:00 发布

原创最新推荐文章于 2025-12-21 15:46:00 发布 · 72 阅读

0 ·

CC 4.0 BY-SA版权

文章标签：

#前端 #fpga开发

verilog 专栏收录该内容

4 篇文章

订阅专栏

本文讲述了如何在编程中连接一个名为`mod_a`的模块，该模块有2个输出和4个输入。问题要求分别按照位置顺序（out1,out2,a,b,c,d）和名称（out1,out2,in1,in2,in3,in4）将6个端口连接到顶级模块的相应接口。

1.This problem is similar to the previous one (module). You are given a module named mod_a that has 2 outputs and 4 inputs, in that order. You must connect the 6 ports by position to your top-level module's ports out1, out2, a, b, c, and d, in that order.

我：

module top_module (
input a,
input b,
input c,
input d,
output out1,
output out2
);
mod_a instance2(out1,out2,a,b,c,d);

endmodule

2.This problem is similar to module. You are given a module named mod_a that has 2 outputs and 4 inputs, in some order. You must connect the 6 ports by name to your top-level module's ports:

module top_module (
input a,
input b,
input c,
input d,
output out1,
output out2
);
mod_a instance2(.out1(out1), .out2(out2), .in1(a), .in2(b), .in3(c), .in4(d));

endmodule