place

最新推荐文章于 2024-06-02 09:30:00 发布
最新推荐文章于 2024-06-02 09:30:00 发布
阅读量1k 收藏
点赞数 1
CC 4.0 BY-SA版权
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.youkuaiyun.com/Chenxf1018/article/details/89339277

go home look ,look look

隆冬将至
关注
place30-640:the design requires more BUFG cells than are available in the target
axiba233的博客
09-06 2258
作者将IP核封装成网表之后，工程实现的时候显示BUFG资源不够，但是，在未将IP核封装网表的时候资源是足够的。于是查看了在封装网表前后的资源报告发现，有一个IP核在不封装网表时，不需要BUFG资源，封装网表后，反而需要3个BUF资源，这导致整个工程的BUFG资源不够（我的工程本来资源就很紧张），于是我在该IP综合设置中，将BUFG的数值设置为0，这样工程在综合该IP核时，就不会使用3个BUFG。
Xilinx FIFO Generator 需要注意BRAMs的资源消耗
我要变强Wow
12-29 1万+
使用FIFO的时候需要注意**数据位宽，与数据深度，对占用的BRAM资源大小的影响**，要避免设计超出FPGA的BRAM资源。
AURORA通信GTPE2_COMMON问题总结
qq_35660144的博客
06-19 2409
本次实验使用XC7Z015 芯片，拥有一个高速BANK。实验目的：使用AURORA 8B 10B分别使用两个LAN传输不同的数据。出现问题：生成bit报错。
Chipyard BOOM环境搭建
diamond_biu的博客
03-17 9540
安装chipyard git clone https://github.com/ucb-bar/chipyard.git ./scripts/init-submodules-no-riscv-tools.sh ./scripts/build-toolchains.sh riscv-tools # for a normal risc-v toolchain source ./env.sh 安装Rocket-chip generator git clone https://github.com/ucb-ba
FPGA学习之路——遇到的问题及解决办法（持续更新）
weixin_42621475的博客
01-31 5185
1、 问题：使用vivado 2018.3对开发的例程进行仿真时出现问题：**ERROR [Common 17-69] Command failed. Simulation for PR Flow is not supported.**如下图所示： 分析及解决：这个问题主要是PR（Partial Reconfiguration，局部重配置）流不支持仿真，其中，PR的相关知识请参考该篇文章：谈谈赛灵思的局部重配置技术。Vivado设置当前工程为PR模式的一个标志是在Flow Navigation->P
Place-Pulse:放置 Pulse 代码库
06-12
在 Mac 上使用 Homebrew 运行 Place Pulse： 如果 Homebrew 已经安装，您可以跳过数据库设置的第 1 步。 如果您不想使用 Homebrew，请使用其网站上的说明安装 MongoDB，然后从第 2 步中选择。 数据库设置 Open ...
place_opt_icc_icc_后端placement-opt_placement_
10-02
本压缩包文件"place_opt_icc_icc_后端placement-opt_placement_"似乎包含了关于ICC在放置（placement）阶段的优化指导，特别是针对2013.03版本的更新内容。 放置优化（placement-opt）是ICC工具中的一个关键功能，...
Python tkinter中place()方法失效原因
12-22
首次接触tkinter好多问题都不是太清楚，靠着博客和一些学习网站来学习tkinter的用法，难免有一些概念混淆不清，例如以上这段代码，测试了挺久不知道到底为什么place()函数失效，经过各种查找资料才知道： place()和...
MySQL下使用Inplace和Online方式创建索引的教程
12-15
MySQL数据库在创建索引时，根据不同的版本和配置，提供了三种主要的方法：Copy Table、Inplace和Online方式。这些方法直接影响着索引构建过程中的数据可用性、存储开销以及系统性能。 1. Copy Table方式： 这是...
airplace:适用于Android智能手机的Airplace室内定位平台
05-13
适用于Android智能手机的Airplace室内定位平台 GNU GPL许可证 该程序是免费软件：您可以根据自由软件基金会发布的GNU通用公共许可的条款（许可的版本3，或根据您的选择）在任何更高版本中重新分发和/或修改它。 ...
vivado报错总结
qq_57320111的博客
11-24 9344
vivado报错总结
[Music]A Place Nearby
weixin_34166472的博客
09-13 102
英文歌词 I entered the room Sat by your bed all through the night I watched your daily fight I hardly knew The pain was almost more than I could bear And still I hear Your last words to ...
[Place 30-150]错误或者[Place 30-99] Placer failed with error: 'IO Clock Placer failed' Please re时钟问题解决方法
热门推荐
Kevin
08-21 1万+
[Place 30-150] Sub-optimal placement for an MMCM-BUFG component pair. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to ...
解决VIvado编程中遇到的bug 4
qq_34895681的博客
06-02 3294
此系列博客专门发表 博主在开发过程中遇到的各种bug，以及bug的思路分析以及解决方法，帮助诸君在开发过程中遇到类似的问题能迅速找到解决思路和方法。
在Sdx中使用xfOpenCV
wd1603926823的专栏
09-27 5337
接着上一篇https://blog.youkuaiyun.com/wd1603926823/article/details/82698385 上一篇末尾在Sdx中使用xfOpenCV出了一些问题。我是ubuntu16.04，Sdx2018.2。 一、zcu102上跑xfOpenCV/example/dilation例子成功 按照https://www.cnblogs.com/tsfh/p/9186388....
VIVADO GTXE2_COMMON ERROR
叮咯咙咚呛36的博客
02-28 3794
在GTX 使用过程中，如果板卡的设计存在问题，如GTX_REF_CLK、GTX_CLK不在同一bank， 有时会遇到GTXE2_COMMON ERROR解决方案1、修改GTX 底层文件 GTX_REF_CLK的配置2、屏蔽部分GTX COMMON底层文件...
时钟问题
皮皮blog
05-26 2563
http://blog.youkuaiyun.com/pipisorry/article/details/72764547时钟问题1．行程问题中时钟的标准制定；2．时钟的时针与分针的追及与相遇问题的判断及计算；3．时钟的周期问题。时钟问题可以看做是一个特殊的圆形轨道上2人追及或相遇问题，不过这里的两个“人”分别是时钟的分针和时针。时钟问题有别于其他行程问题是因为它的速度和总路程的度量方式不再是常规的米每秒或者
Vivado [Place 30-574]
海珍小太阳的博客
10-27 6477
在Vivado15.2上设计一个简单的钟控D触发器，虽然用到了Clk，但是并不打算使用板子上的晶振，而是用开关手动获得上升沿或下降沿。在实现时，遇到了[Place 30-574]这个错误，错误提示如下所示： [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLO
module display( input [2:0] mode_in, // 输入信号，用于选择状态机 input clk, // 输入时钟信号 output reg [3:0] led, // 输出寄存器，用于小灯显示 output reg [7:0] light, // 输出寄存器，用于控制数码管输出 output reg [5:0] place // 输出寄存器，用于控制数码管显示 ); parameter [7:0] a1=8'b10000000; // 定义常量a1 parameter [7:0] a2=8'b01000000; // 定义常量a2 parameter [7:0] a3=8'b00100000; // 定义常量a3 parameter [7:0] a4=8'b00010000; // 定义常量a4 parameter [7:0] a5=8'b00001000; // 定义常量a5 parameter [7:0] a6=8'b00000100; // 定义常量a6 parameter [7:0] a7=8'b00000010; // 定义常量a7 parameter [7:0] a8=8'b00000001; // 定义常量a8 parameter [7:0] c1=8'b00001100; // 定义常量c1 parameter [7:0] c2=8'b01100000; // 定义常量c2 parameter b0=6'b111110; // 定义常量b0 parameter b1=6'b111101; // 定义常量b1 parameter b2=6'b111011; // 定义常量b2 parameter b3=6'b110111; // 定义常量b3 parameter b4=6'b101111; // 定义常量b4 parameter b5=6'b011111; // 定义常量b5 parameter b6=6'b111100; // 定义常量b6 parameter b7=6'b111000; // 定义常量b7 parameter b8=6'b110000; // 定义常量b8 parameter b9=6'b100000; // 定义常量b9 parameter b10=6'b000000; // 定义常量b10 reg [3:0] count; // 定义4位计数器 reg [3:0] state = 4'b0000; // 定义状态寄存器state reg [3:0] state_next = 4'b0000; // 定义下一个状态寄存器state_next reg [3:0] state1 = 4'b0000; // 定义状态寄存器state1 reg [3:0] state_next1 = 4'b0000; // 定义下一个状态寄存器state_next1 reg [4:0] state2 = 5'b00000; // 定义状态寄存器state2 reg [4:0] state_next2 = 5'b00000; // 定义下一个状态寄存器state_next2 reg [3:0] state3 = 4'b0000; // 定义状态寄存器state3 reg [3:0] state_next3 = 4'b0000; // 定义下一个状态寄存器state_next3 reg [4:0] state4 = 5'b00000; // 定义状态寄存器state4 reg [4:0] state_next4 = 5'b00000; // 定义下一个状态寄存器state_next4 reg [3:0] state5 = 4'b0000; // 定义状态寄存器state5 reg [3:0] state_next5 = 4'b0000; // 定义下一个状态寄存器state_next5 reg [4:0] state6 = 5'b00000; // 定义状态寄存器state6 reg [4:0] state_next6 = 5'b00000; // 定义下一个状态寄存器state_next6 reg [5:0] state7 = 6'b000000; // 定义状态寄存器state7 reg [5:0] state_next7 = 6'b000000; // 定义下一个状态寄存器state_next7 always @ (posedge clk) // 时钟信号触发的always块 begin state <= state_next; // 更新状态寄存器 state1 <= state_next1; // 更新状态寄存器 state2 <= state_next2; // 更新状态寄存器 state3 <= state_next3; // 更新状态寄存器 state4 <= state_next4; // 更新状态寄存器 state5 <= state_next5; // 更新状态寄存器 state6 <= state_next6; // 更新状态寄存器 state7 <= state_next7; // 更新状态寄存器 end always @ (posedge clk) // 时钟信号触发的always块 begin if (count == 4'd15) // 如果计数器为15 begin count <= 4'd0; // 计数器清零 led = count; // 输出计数器值 end else begin count <= count + 1'b1; // 计数器加1 led = count; // 输出计数器值 end end always @ (posedge clk) // 时钟信号触发的always块 begin case(mode_in) // 根据输入信号S的值进行状态机选择 3'b000: // 当S为000时 begin case(state) // 根据状态state的值进行状态转移 4'b0000: state_next <= 4'b0001; // 当state为0000时，转移到0001 4'b0001: state_next <= 4'b0010; // 当state为0001时，转移到0010 4'b0010: state_next <= 4'b0011; // ... 4'b0011: state_next <= 4'b0100; 4'b0100: state_next <= 4'b0101; 4'b0101: state_next <= 4'b0110; 4'b0110: state_next <= 4'b0111; 4'b0111: state_next <= 4'b1000; 4'b1000: state_next <= 4'b1001; 4'b1001: state_next <= 4'b1010; 4'b1010: state_next <= 4'b1011; 4'b1011: state_next <= 4'b1100; 4'b1100: state_next <= 4'b1101; 4'b1101: state_next <= 4'b1110; 4'b1110: state_next <= 4'b1111; 4'b1111: state_next <= 4'b0000; endcase case(state_next) 4'd0: begin light=a1; place=b0; end 4'd1: place=b1; 4'd2: place=b2; 4'd3: place=b3; 4'd4: place=b4; 4'd5: place=b5; 4'd6: light=a2; 4'd7: light=a3; 4'd8: light=a4; 4'd9: place=b4; 4'd10: place=b3; 4'd11: place=b2; 4'd12: place=b1; 4'd13: place=b0; 4'd14: light=a5; 4'd15: light=a6; endcase end 3'b001: begin case(state1) 4'b0000: state_next1 <= 4'b0001; 4'b0001: state_next1 <= 4'b0010; 4'b0010: state_next1 <= 4'b0011; 4'b0011: state_next1 <= 4'b0100; 4'b0100: state_next1 <= 4'b0101; 4'b0101: state_next1 <= 4'b0110; 4'b0110: state_next1 <= 4'b0111; 4'b0111: state_next1 <= 4'b1000; 4'b1000: state_next1 <= 4'b1001; 4'b1001: state_next1 <= 4'b1010; 4'b1010: state_next1 <= 4'b1011; 4'b1011: state_next1 <= 4'b1100; 4'b1100: state_next1 <= 4'b1101; 4'b1101: state_next1 <= 4'b1110; 4'b1110: state_next1 <= 4'b1111; 4'b1111: state_next1 <= 4'b0000; endcase case(state_next1) 4'd0: begin light=a1; place=b0; end 4'd1: light=a6; 4'd2: light=a5; 4'd3: light=a4; 4'd4: place=b1; 4'd5: place=b2; 4'd6: place=b3; 4'd7: place=b4; 4'd8: place=b5; 4'd9: light=a3; 4'd10: light=a2; 4'd11: light=a1; 4'd12: place=b4; 4'd13: place=b3; 4'd14: place=b2; 4'd15: place=b1; endcase end 3'b010: begin case(state2) 5'd0: state_next2 <= 5'd1; 5'd1: state_next2 <= 5'd2; 5'd2: state_next2 <= 5'd3; 5'd3: state_next2 <= 5'd4; 5'd4: state_next2 <= 5'd5; 5'd5: state_next2 <= 5'd6; 5'd6: state_next2 <= 5'd7; 5'd7: state_next2 <= 5'd8; 5'd8: state_next2 <= 5'd9; 5'd9: state_next2 <= 5'd10; 5'd10: state_next2 <= 5'd11; 5'd11: state_next2 <= 5'd12; 5'd12: state_next2 <= 5'd13; 5'd13: state_next2 <= 5'd14; 5'd14: state_next2 <= 5'd15; 5'd15: state_next2 <= 5'd16; 5'd16: state_next2 <= 5'd17; 5'd17: state_next2 <= 5'd18; 5'd18: state_next2 <= 5'd19; 5'd19: state_next2 <= 5'd20; 5'd20: state_next2 <= 5'd21; 5'd21: state_next2 <= 5'd22; 5'd22: state_next2 <= 5'd23; 5'd23: state_next2 <= 5'd24; 5'd24: state_next2 <= 5'd25; 5'd25: state_next2 <= 5'd26; 5'd26: state_next2 <= 5'd27; 5'd27: state_next2 <= 5'd28; 5'd28: state_next2 <= 5'd29; 5'd29: state_next2 <= 5'd00; endcase case(state_next2) 5'd0: begin light=a1; place=b0; end 5'd1: place=b1; 5'd2: place=b2; 5'd3: place=b3; 5'd4: place=b4; 5'd5: place=b5; 5'd6: light=a2; 5'd7: light=a3; 5'd8: light=a4; 5'd9: place=b4; 5'd10: place=b3; 5'd11: place=b2; 5'd12: place=b1; 5'd13: place=b0; 5'd14: light=a5; 5'd15: light=a6; 5'd16: light=a5; 5'd17: light=a4; 5'd18: place=b1; 5'd19: place=b2; 5'd20: place=b3; 5'd21: place=b4; 5'd22: place=b5; 5'd23: light=a3; 5'd24: light=a2; 5'd25: light=a1; 5'd26: place=b4; 5'd27: place=b3; 5'd28: place=b2; 5'd29: place=b1; endcase end 3'b011: begin case(state3) 4'b0000: state_next3 <= 4'b0001; 4'b0001: state_next3 <= 4'b0010; 4'b0010: state_next3 <= 4'b0011; 4'b0011: state_next3 <= 4'b0100; 4'b0100: state_next3 <= 4'b0101; 4'b0101: state_next3 <= 4'b0110; 4'b0110: state_next3 <= 4'b0111; 4'b0111: state_next3 <= 4'b1000; 4'b1000: state_next3 <= 4'b1001; 4'b1001: state_next3 <= 4'b1010; 4'b1010: state_next3 <= 4'b1011; 4'b1011: state_next3 <= 4'b1100; 4'b1100: state_next3 <= 4'b1101; 4'b1101: state_next3 <= 4'b1110; 4'b1110: state_next3 <= 4'b1111; 4'b1111: state_next3 <= 4'b0000; endcase case(state_next3) 4'd0: begin light = c1; place = b0; end 4'd1: begin light = c2; place = b0; end 4'd2: begin light = c1; place = b1; end 4'd3: begin light = c2; place = b1; end 4'd4: begin light = c1; place = b2; end 4'd5: begin light = c2; place = b2; end 4'd6: begin light = c1; place = b3; end 4'd7: begin light = c2; place = b3; end 4'd8: begin light = c1; place = b4; end 4'd9: begin light = c2; place = b4; end 4'd10: begin light = c1; place = b5; end 4'd11: begin light = c2; place = b5; end 4'd12: begin light = 00000000; place = 000000; end endcase end 3'b100: begin case(state4) 5'd0: state_next4 <= 5'd1; 5'd1: state_next4 <= 5'd2; 5'd2: state_next4 <= 5'd3; 5'd3: state_next4 <= 5'd4; 5'd4: state_next4 <= 5'd5; 5'd5: state_next4 <= 5'd6; 5'd6: state_next4 <= 5'd7; 5'd7: state_next4 <= 5'd8; 5'd8: state_next4 <= 5'd9; 5'd9: state_next4 <= 5'd10; 5'd10: state_next4 <= 5'd11; 5'd11: state_next4 <= 5'd12; 5'd12: state_next4 <= 5'd13; 5'd13: state_next4 <= 5'd14; 5'd14: state_next4 <= 5'd15; 5'd15: state_next4 <= 5'd16; 5'd16: state_next4 <= 5'd17; 5'd17: state_next4 <= 5'd18; 5'd18: state_next4 <= 5'd19; 5'd19: state_next4 <= 5'd20; 5'd20: state_next4 <= 5'd21; 5'd21: state_next4 <= 5'd00; endcase case(state_next4) 5'd0: begin light = c1; place = b0; end 5'd1: begin light = c2; place = b0; end 5'd2: begin light = c1; place = b1; end 5'd3: begin light = c2; place = b1; end 5'd4: begin light = c1; place = b2; end 5'd5: begin light = c2; place = b2; end 5'd6: begin light = c1; place = b3; end 5'd7: begin light = c2; place = b3; end 5'd8: begin light = c1; place = b4; end 5'd9: begin light = c2; place = b4; end 5'd10: begin light = c1; place = b5; end 5'd11: begin light = c2; place = b5; end 5'd12: begin light = c1; place = b5; end 5'd13: begin light = c2; place = b4; end 5'd14: begin light = c1; place = b4; end 5'd15: begin light = c2; place = b3; end 5'd16: begin light = c1; place = b3; end 5'd17: begin light = c2; place = b2; end 5'd18: begin light = c1; place = b2; end 5'd19: begin light = c2; place = b1; end 5'd20: begin light = c1; place = b1; end 5'd21: begin light = c2; place = b0; end endcase end 3'b101: begin case(state5) 4'b0000: state_next5 <= 4'b0001; 4'b0001: state_next5 <= 4'b0010; 4'b0010: state_next5 <= 4'b0011; 4'b0011: state_next5 <= 4'b0100; 4'b0100: state_next5 <= 4'b0101; 4'b0101: state_next5 <= 4'b0110; 4'b0110: state_next5 <= 4'b0111; 4'b0111: state_next5 <= 4'b1000; 4'b1000: state_next5 <= 4'b1001; 4'b1001: state_next5 <= 4'b0000; endcase case(state_next5) 4'd0: begin light = c1; place = b0; end 4'd1: begin light = c1; place = b6; end 4'd2: begin light = c1; place = b7; end 4'd3: begin light = c1; place = b8; end 4'd4: begin light = c1; place = b9; end 4'd5: begin light = c1; place = b10; end 4'd6: begin light = c1; place = b9; end 4'd7: begin light = c1; place = b8; end 4'd8: begin light = c1; place = b7; end 4'd9: begin light = c1; place = b6; end endcase end 3'b110: begin case(state6) 5'd0: state_next6 <= 5'd1; 5'd1: state_next6 <= 5'd2; 5'd2: state_next6 <= 5'd3; 5'd3: state_next6 <= 5'd4; 5'd4: state_next6 <= 5'd5; 5'd5: state_next6 <= 5'd6; 5'd6: state_next6 <= 5'd7; 5'd7: state_next6 <= 5'd8; 5'd8: state_next6 <= 5'd9; 5'd9: state_next6 <= 5'd10; 5'd10: state_next6 <= 5'd11; 5'd11: state_next6 <= 5'd12; 5'd12: state_next6 <= 5'd13; 5'd13: state_next6 <= 5'd14; 5'd14: state_next6 <= 5'd15; 5'd15: state_next6 <= 5'd16; 5'd16: state_next6 <= 5'd17; 5'd17: state_next6 <= 5'd18; 5'd18: state_next6 <= 5'd19; 5'd19: state_next6 <= 5'd20; 5'd20: state_next6 <= 5'd21; 5'd21: state_next6 <= 5'd22; 5'd22: state_next6 <= 5'd23; 5'd23: state_next6 <= 5'd00; endcase case(state_next6) 5'd0: begin light=a5; place=b0; end 5'd1: light=a6; 5'd2: light=a1; 5'd3: light=a2; 5'd4: light=a3; 5'd5: light=a8; 5'd6: begin light=a4; place=b1; end 5'd7: light=a8; 5'd8: begin light=a5; place=b2; end 5'd9: light=a6; 5'd10: light=a1; 5'd11: light=a2; 5'd12: light=a3; 5'd13: light=a8; 5'd14: begin light=a4; place=b3; end 5'd15: light=a8; 5'd16: begin light=a5; place=b4; end 5'd17: light=a6; 5'd18: light=a1; 5'd19: light=a2; 5'd20: light=a3; 5'd21: light=a8; 5'd22: begin light=a4; place=b5; end 5'd23: light=a8; endcase end 3'b111: begin case(state7) 6'd0: state_next7 <= 6'd1; 6'd1: state_next7 <= 6'd2; 6'd2: state_next7 <= 6'd3; 6'd3: state_next7 <= 6'd4; 6'd4: state_next7 <= 6'd5; 6'd5: state_next7 <= 6'd6; 6'd6: state_next7 <= 6'd7; 6'd7: state_next7 <= 6'd8; 6'd8: state_next7 <= 6'd9; 6'd9: state_next7 <= 6'd10; 6'd10: state_next7 <= 6'd11; 6'd11: state_next7 <= 6'd12; 6'd12: state_next7 <= 6'd13; 6'd13: state_next7 <= 6'd14; 6'd14: state_next7 <= 6'd15; 6'd15: state_next7 <= 6'd16; 6'd16: state_next7 <= 6'd17; 6'd17: state_next7 <= 6'd18; 6'd18: state_next7 <= 6'd19; 6'd19: state_next7 <= 6'd20; 6'd20: state_next7 <= 6'd21; 6'd21: state_next7 <= 6'd22; 6'd22: state_next7 <= 6'd23; 6'd23: state_next7 <= 6'd24; 6'd24: state_next7 <= 6'd25; 6'd25: state_next7 <= 6'd26; 6'd26: state_next7 <= 6'd27; 6'd27: state_next7 <= 6'd28; 6'd28: state_next7 <= 6'd29; 6'd29: state_next7 <= 6'd30; 6'd30: state_next7 <= 6'd31; 6'd31: state_next7 <= 6'd32; 6'd32: state_next7 <= 6'd33; 6'd33: state_next7 <= 6'd34; 6'd34: state_next7 <= 6'd35; 6'd35: state_next7 <= 6'd36; 6'd36: state_next7 <= 6'd37; 6'd37: state_next7 <= 6'd38; 6'd38: state_next7 <= 6'd39; 6'd39: state_next7 <= 6'd40; 6'd40: state_next7 <= 6'd41; 6'd41: state_next7 <= 6'd42; 6'd42: state_next7 <= 6'd43; 6'd43: state_next7 <= 6'd44; 6'd44: state_next7 <= 6'd45; 6'd45: state_next7 <= 6'd00; endcase case(state_next7) 6'd0: begin light=a5; place=b0; end 6'd1: light=a6; 6'd2: light=a1; 6'd3: light=a2; 6'd4: light=a3; 6'd5: light=a8; 6'd6: begin light=a4; place=b1; end 6'd7: light=a8; 6'd8: begin light=a5; place=b2; end 6'd9: light=a6; 6'd10: light=a1; 6'd11: light=a2; 6'd12: light=a3; 6'd13: light=a8; 6'd14: begin light=a4; place=b3; end 6'd15: light=a8; 6'd16: begin light=a5; place=b4; end 6'd17: light=a6; 6'd18: light=a1; 6'd19: light=a2; 6'd20: light=a3; 6'd21: light=a8; 6'd22: begin light=a4; place=b5; end 6'd23: light=a3; 6'd24: light=a2; 6'd25: light=a1; 6'd26: light=a6; 6'd27: light=a5; 6'd28: begin light=a8; place=b4; end 6'd29: light=a4; 6'd30: begin light=a8; place=b3; end 6'd31: light=a3; 6'd32: light=a2; 6'd33: light=a1; 6'd34: light=a6; 6'd35: light=a5; 6'd36: begin light=a8; place=b2; end 6'd37: light=a4; 6'd38: begin light=a8; place=b1; end 6'd39: light=a3; 6'd40: light=a2; 6'd41: light=a1; 6'd42: light=a6; 6'd43: light=a5; 6'd44: begin light=a8; place=b0; end 6'd45: light=a4; endcase end endcase end endmodule 精简一下dispaly模块，不要改变原有的功能，直接给出优化后的代码
最新发布
05-13
首先，这个模块有多个状态机，根据mode_in的不同选择不同的状态转移逻辑，每个状态对应不同的light和place输出。每个mode_in对应一个状态机，比如3'b000对应state，3'b001对应state1，依此类推。每个状态机都有自己...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值