- 博客(13)
- 收藏
- 关注
RSS订阅原创 2021-08-18
This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it. 这种根据波形写逻辑的题目，y1s1，就像小时候的奥数题，（画一堆图形出来，然后问你最有可能缺少哪一个？）说白了，就是找规律，不过看规律的难度了吧。对于单端口单输入的波形，直接画卡诺图即可。对于单端口多输入的，目前我还没有找到普适性的方法，关于这个题的话，就是观察出来的，很显
2021-08-18 11:36:44
146
原创 2021-08-17
This is the fourth component in a series of five exercises that builds a complex counter out of several smaller circuits. See the final exercise for the overall design. You may wish to do FSM: Enable shift register and FSM: Sequence recognizer first. We wa
2021-08-17 21:38:18
340
原创 2021-08-17
This is the third component in a series of five exercises that builds a complex counter out of several smaller circuits. See the final exercise for the overall design. As part of the FSM for controlling the shift register, we want the ability to enable the
2021-08-17 17:28:43
369
原创 2021-08-17
This is the second component in a series of five exercises that builds a complex counter out of several smaller circuits. See the final exercise for the overall design. Build a finite-state machine that searches for the sequence 1101 in an input bit stream
2021-08-17 17:05:42
413
原创 2021-08-17
This is the first component in a series of five exercises that builds a complex counter out of several smaller circuits. See the final exercise for the overall design. Build a four-bit shift register that also acts as a down counter. Data is shifted in mos
2021-08-17 16:35:45
347
2
原创 2021-08-17
Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input called resetn
2021-08-17 15:23:39
169
原创 2021-08-17
Consider the FSM described by the state diagram shown below: This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal r[i] = 1, wher
2021-08-17 11:37:11
160
原创 2021-08-17
The state diagram for this question is shown again below. Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100©, 001000(D), 010000(E), 100000(F) Write a logic expression for the signal Y1, which is the input o
2021-08-17 11:13:21
392
原创 2021-08-17
Consider the state diagram shown below. Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM output, which is called z, using either continuous
2021-08-17 10:45:47
133
原创 2021-08-17
Consider the state machine shown below, which has one input w and one output z. Implement the state machine. (This part wasn’t on the midterm, but coding up FSMs is good practice). module top_module ( input clk, input reset, // synchronous reset input
2021-08-17 10:35:58
265
原创 2021-08-16
HDLbits Consider the state machine shown below, which has one input w and one output z. Assume that you wish to implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, … , 101 for states A, B, … , F, respectively. Show a state-assigned
2021-08-16 22:11:18
302
原创 2021-08-16
HDLbits verilog Given the state-assigned table shown below, implement the logic functions Y[0] and z. 写这道题得关键是什么，好好看题，logical（题目重点），不要因为FMS让自己掉坑里。 下面展示一些 内联代码片。 // A code block var foo = 'bar'; // An highlighted block module top_module ( input clk,
2021-08-16 21:35:22
296
原创 2021-08-16
HDLbits Q3b FMS Given the state-assigned table shown below, implement the finite-state machine. Reset should reset the FSM to state 000. 下面展示一些 内联代码片。 // A code block var foo = 'bar'; // An highlighted block module top_module ( input clk, input r
2021-08-16 20:36:25
179
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人