解决deepin安装IC617，无法编译veriloga的问题

最新推荐文章于 2025-05-14 03:00:37 发布

天印湖的倒影

最新推荐文章于 2025-05-14 03:00:37 发布

阅读量6.1k

点赞数

CC 4.0 BY-SA版权

本文链接：https://blog.youkuaiyun.com/weixin_42099269/article/details/80490371

在Deepin系统中安装IC617并尝试编译Veriloga时遇到错误，主要包括ld找不到crti.o、-lc及crti.o的未识别重定位问题。解决方法包括创建软链接、检查libchm.so.1以及更新Cadence工具的gcc版本软链。通过这些步骤，成功解决了编译问题。

摘要生成于 C知道，由 DeepSeek-R1 满血版支持，前往体验 >

Issue Description:

Error found by spectre during AHDL read-in.
ERROR (VACOMP-1008): Cannot compile ahdlcmi module library. Check the log file input.ahdlSimDB//dd21c4ff23f82b4da3de847a117eee55.vccs_hdl.ahdlcmi/Linux-64//..//ahdlcmi.out for details. Contact your Cadence Customer Support representative with the netlist, log files, behavioral model files, and any other information that can help identify the problem.

ERROR (SFE-91): Error when elaborating the instance vccs_hdl. Simulation should be terminated.

Find ahdlcmi.out:

/home/jyin/simulation/bit_dfeinv_clk_sim/spectre/schematic/netlist/input.ahdlSimDB/dd21c4ff23f82b4da3de847a117eee55.vccs_hdl.ahdlcmi/ahdlcmi.out

vim a