Unity Learning for Day 9

1、介绍2D刚体和碰撞体,我们看一下Rigidbody2D刚体的属性

这里写图片描述

  • mass:0代表着无限大,也就是“静态刚体”。范围:0.001到100000
  • Linear Drag:线性阻尼,物体在运动过程中受到的阻力
  • Angular Drag:角度阻尼系数,刚体在旋转过程中受到的阻力
  • Gravity Scale:重力缩放,控制着重力的大小
  • Fixed angle:固定角度
  • Is Kinematic:关节,控制刚体是否变为运动学物体
  • Sleeping Mode:睡眠,Unity会把处于静止状态的物理模拟去除,这样主要是节省计算资源
  • Collision Detection:碰撞发现
  • Discrete:正常状态下的检测
  • Continuous:继续性检测

2、对Time.deltaTime的简单理解

Unity官方给出的描述是:按照秒来计数,完成最后一帧的时间(只读)。通常,使用这个函数来产生与游戏帧速率无关的效果。

如果你加上或者减去一个值,那你很可能应该乘以Time.deltaTime.当你乘以它以后,你实质上的表达式是:我想让这个物体以每秒钟10米的速度移动而不是每帧10米。重点内容
http://blog.youkuaiyun.com/yexudengzhidao/article/details/52814561

3、在脚本中创建Prefabs实例

配合Instantiate函数,使用脚本代码创建多个Prefabs的实例

Instantiate:可以理解成克隆原始物体并且设置位置,角度

如果一个对象,组件,脚本实例被传入,将克隆整个对象的层次,以及所有子对象

4、cutscene 是游戏玩家无法控制的游戏片段,这些片段通常打断正在玩的游戏,以便推进故事情节、说明人物或角色的发展、提供背景信息、氛围、对话和线索。cutscene有两种形式:动画和文字说明。

### Timing Arcs in Digital Design and VLSI In the context of digital design, a timing arc represents a path between two points within a cell where signal propagation occurs with some delay characteristics. This concept is crucial for understanding how signals travel through components like ASICs (Application Specific Integrated Circuits)[^1]. Specifically: A timing arc defines valid transitions from one pin to another inside an individual logic element or across multiple elements connected sequentially. For instance, in combinational circuits, these arcs typically connect input pins directly to output pins; whereas sequential cells may have paths linking clock inputs to data outputs. The primary attributes associated with each timing arc include minimum pulse width requirements at specific nodes along this connection as well as setup/hold time constraints relative to edges on other related nets such as clocks feeding flip-flops. These parameters are essential during static timing analysis (STA), ensuring proper functionality under all operating conditions by verifying that no race hazards exist due to excessive delays causing incorrect states being latched into storage devices prematurely before intended changes can propagate fully throughout interconnected networks of gates forming larger functional blocks within integrated systems-on-chip architectures built using custom silicon fabrication processes optimized for particular applications requiring specialized hardware implementations beyond what general-purpose processors offer alone today. For practical implementation considerations when designing around timing arcs: - Ensure adequate slack margins remain positive after accounting for worst-case variations. - Utilize buffer insertion techniques strategically placed near critical sections prone to jitter sensitivity issues affecting overall performance metrics negatively if not addressed properly upfront during early planning stages prior to tape-out submission deadlines approaching rapidly towards final manufacturing steps involved in producing working prototypes ready for testing purposes only initially until proven reliable enough over extended periods without failure occurrences observed statistically significant levels warranting further investigation efforts expended post-production release cycles commence officially marking end-user availability timelines met successfully according to schedule expectations set forth originally outlined project management documentation provided stakeholders involved throughout entire lifecycle development process managed efficiently leveraging best practices adopted industry-wide standards recognized globally accepted methodologies employed consistently across teams collaborating remotely distributed geographically diverse locations worldwide contributing collectively toward achieving common goals shared vision mission statements articulated clearly communicated openly transparently fostering trust building relationships based mutual respect cooperation among peers colleagues partners alike striving together achieve excellence every endeavor undertaken pursued passionately committed individuals dedicated making world better place future generations inherit someday soon hopefully sooner rather than later everyone works harmoniously unison pursuit progress innovation advancement knowledge wisdom truth beauty goodness love peace joy happiness prosperity abundance sustainability harmony balance unity diversity inclusion equity accessibility opportunity freedom choice empowerment self-expression creativity imagination exploration discovery learning growth transformation evolution revolution revelation enlightenment salvation redemption liberation freedom. ```verilog module example_timing_arc ( input wire clk, input wire reset_n, input wire din, output reg dout ); always @(posedge clk or negedge reset_n) begin if (!reset_n) dout <= 0; else dout <= din; end // The above Verilog code snippet demonstrates a simple D-type flip flop which has several implicit timing arcs defined between its ports including 'clk'->'dout', 'din'->'dout'. ```
评论
成就一亿技术人!
拼手气红包6.0元
还能输入1000个字符
 
红包 添加红包
表情包 插入表情
 条评论被折叠 查看
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值