详情再看:2410手册 P553 书:P211
The MMU features are:
· standard ARM V4 MMU mapping sizes, domains, and access protection scheme
· mapping sizes are 1MB sections, 64KB large pages, 4KB small pages and new 1KB tiny pages
· access permissions for sections
· access permissions for large pages and small pages can be specified separately for each quarter of the page
(these quarters are called sub-pages)
· 16 domains(D0 ~ D15) implemented in hardware
· 64 entry instruction TLB (Each TLB caches 64 translated entries)and 64 entry data TLB
· hardware page table walks
· round-robin replacement algorithm (also called cyclic)
· invalidate whole TLB via CP15 Register 8
· invalidate TLB entry, selected by modified virtual address, via CP15 register 8
· independent lockdown of instruction TLB and data TLB via CP15 register 10.
The MMU translates virtual addresses generated by the CPU core (and by CP15 register 13) into physical addresses
to access external memory. It also derives and checks the access permission, using a translation lookaside buffer
(TLB).