sky123450-优快云博客

原创 Verilog variable select group of bits from a vector

Verilog-2001 adds the capability to use variables to select a group of bits from a vector.◆ The starting point of the part-select can vary.◆ The width of the part-select remains constant.reg

2017-08-30 15:02:39 338

翻译 Difference between physically exclusive，logically exclusive and async clock groups

physically_exclusive:Means Timing paths between these clock domains are false, but only one clock can exist in the design at the same time. ETS/Tempus will filter out the SI interactions of nets

2017-07-11 10:31:02 3983

system verilog for design 2nd

system verilog 是面向对象的verilog，包含很多高级语法，可以加速设计并提高可重用性

2019-01-21

The current directory contains the following files: License.pdf - License agreement version 2.3 WhitePaper20.pdf - Introduction to SystemC 2.0 FuncSpec20.pdf - Functional specification for SystemC 2.0 UserGuide20.pdf - SystemC 2.0 User's Guide Note that the SystemC 2.0 User's Guide covers primarily the SystemC 1.0 language features. We recommend that you use the combination of the SystemC 2.0 User's Guide and the Functional Specification for SystemC 2.0 as a User's Guide for the SystemC 2.0 language.

2009-08-11

systemc.lib库

编译好的systemc.lib库文件，可以直接用于vc环境的systemc工程编译

2009-09-11

axi_master_latest.tar.gz

axi master verilog rtl

2021-01-15

Techniques to make clock switching glitch free.doc

clock switch stratege

2021-01-15

esp32 datasheet

2021-01-15

esp32_technical_reference_manual_en.pdf

esp32 reference manual

2021-01-15

空空如也

TA创建的收藏夹 TA关注的收藏夹

TA关注的人