qq_42826448的博客

模块M0 `timescale 1ns/100ps `define clk_cyc 50 module sigdata(rst,data,sclk,ack); input ack; output rst; output [3:0] data; output sclk; reg rst; reg sclk; reg [3:0] data; initial begin rst <= 1; ...