Synthesis basic concepts

最新推荐文章于 2021-07-08 18:36:20 发布

原创最新推荐文章于 2021-07-08 18:36:20 发布 · 446 阅读

0 ·

CC 4.0 BY-SA版权

文章标签：

#basic #constraints #library #translation #optimization #components

$ynopsy$ 专栏收录该内容

5 篇文章

订阅专栏

本文详细介绍了设计编译（Design Compile，DC）过程中的关键步骤，包括读取源代码、语法检查、中间文件生成、设计构建、优化映射及约束设置等。通过这些步骤，读者可以了解到如何将高级描述转化为具体的电路实现。

1. Reading in db files is much faster than having to analyze/elaborate the design.

2. synthesis = translation + optimization + mapping

3. translation is performed by the analyze/elaborate command, whereas optimization/mapping is performed by the compile command.

4. analyze: (1)read the source code into the dc memory ;(2)perform the syntax and synthesis policy checks; (3) write the intermediate files to the directory specified as your library

5. elaborate: (1) read the intermediate files from your design library; (2) buid the design using the generic components (DC GTECH Library).

6. compile: (1)optimize the design; (2)map the design to real gates from your target library (technology library from the vendor); (3 ) produce a circuit that meets your constraints; (4) the unmapped design in the dc memory is overwriten by the new, mapped design.

7. constrain: a series of steps your perform to tell DC what your timing and area requirments. Typical constraints include clock period, signal arrival timesm maxium allowable area, load and drive characteristic, operating conditions etc.