- 博客(8)
- 收藏
- 关注
RSS订阅原创 hdlbits 状态机写二进制补码
二进制补码冷知识：从LSB到MSB，第一个1时正式开始补码输出1，之后则遇1输出0，遇0输出1。默认为负数：用两种状态机来写1.moore状态机，输出只与当前状态有关module top_module ( input clk, input areset, input x, output z); parameter s0=0,s1=1,s2=2; reg[1:0]state,next; always@(*)begin case(sta
2021-07-25 21:55:41
356
原创 hdlbits mealy fsm
Implement a Mealy-type finite state machine that recognizes the sequence “101” on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the “101” sequence is detected. Your FSM should also have an active-low as
2021-07-25 17:40:53
218
原创 hdl bits fsm onehot
Given the following state machine with 1 input and 2 outputs:Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.Implement
2021-07-21 22:02:15
306
原创 HDLbits Lemmings4
Question:(具体题目请参见HDLbits Lemmings1/2/3/4)Although Lemmings can walk, fall, and dig, Lemmings aren’t invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hi
2021-07-21 18:50:37
860
原创 MUX8-1简写方法
always@(*)begin case({A,B,C}) 3'b000:Z=q[0]; 3'b001:Z=q[1]; 3'b010:Z=q[2]; 3'b011:Z=q[3]; 3'b100:Z=q[4]; 3'b101:Z=q[5]; 3'b110:Z=q[6]; 3'b111:Z=q[7]; default; ..
2021-07-13 22:29:27
924
原创 verilog时钟计数器
题目：Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second).reset resets the clock to 12:00 AM.
2021-07-08 22:13:38
1454
1
原创 verilog学习小记1 加法器
1.产生全加器除了将sum和cout分别用抑或和与或方法表示，最简单直接的办法是assign{cout，sum}=a+b+cin2.BCD全加器，与binary全加不同，当每4位a+b+cin计算时，若其binary sum(5位）大于9，就该binarysum+4’b0110得到bcd sum(4位)，同时cout=1’b13.判断8位加法有符号位的溢出，正正相加，负负相减，若最终sum位和原来的符号不同，则表示有溢出:out=~a[7]与 ~b[7]与sum[7] | a[7]与 b[7]与 ~su
2021-07-06 22:17:51
415
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人