读arm体系有感

本文介绍了ARM架构的特点及其高效编程方法。重点讲述了如何利用CTypes进行有效类型转换、选择合适的变量类型来节省内存、以及编写高效的循环结构等关键实践。通过遵循这些建议,可以显著提高基于ARM平台的应用程序性能。
The ARM
architecture is a RISC load/store architecture. In other words you must load values from
memory into registers before acting on them. There are no arithmetic or logical instructions

that manipulate values in memory directly.


 loads that act on 8- or 16-bit values extend the value to 32 bits before writing
to an ARM register. Unsigned values are zero-extended, and signed values sign-extended.
This means that the cast of a loaded value to an int type does not cost extra instructions.
Similarly, a store of an 8- or 16-bit value selects the lowest 8 or 16 bits of the register. The
cast of an int to smaller type does not cost extra instructions on a store.


The Efficient Use of C Types
■ For local variables held in registers, don’t use a char or short type unless 8-bit or
16-bitmodular arithmetic is necessary. Use the signed or unsigned int types instead.
Unsigned types are faster when you use divisions.
■ For array entries and global variables held in main memory, use the type with the
smallest size possible to hold the required data. This saves memory footprint. The
ARMv4 architecture is efficient at loading and storing all data widths provided you
traverse arrays by incrementing the array pointer. Avoid using offsets from the base of
the array with short type arrays, as LDRH does not support this.
■ Use explicit casts when reading array entries or global variables into local variables, or
writing local variables out to array entries. The castsmake it clear that for fast operation
you are taking a narrow width type stored in memory and expanding it to a wider type
in the registers. Switch on implicit narrowing cast warnings in the compiler to detect
implicit casts.
■ Avoid implicit or explicit narrowing casts in expressions because they usually cost extra
cycles. Casts on loads or stores are usually free because the load or store instruction
performs the cast for you.
■ Avoid char and short types for function arguments or return values. Instead use the
int type even if the range of the parameter is smaller. This prevents the compiler
performing unnecessary casts.


The compiler is not being inefficient. It must be careful about the case when
i = -0x80000000 because the two sections of code generate different answers in this case.
For the first piece of code the SUBS instruction compares i with 1 and then decrements i.
Since -0x80000000 < 1, the loop terminates. For the second piece of code, we decrement
i and then compare with 0. Modulo arithmetic means that i now has the value
+0x7fffffff, which is greater than zero. Thus the loop continues for many iterations.
Of course, in practice, i rarely takes the value -0x80000000. The compiler can’t usu-
ally determine this, especially if the loop starts with a variable number of iterations (see
Section 5.3.2).
Therefore you should use the termination condition i!=0 for signed or unsigned loop
counters. It saves one instruction over the condition i>0 for signed i.


Writing Loops Efficiently
■ Use loops that count down to zero. Then the compiler does not need to allocate
a register to hold the termination value, and the comparison with zero is free.
■ Use unsigned loop counters by default and the continuation condition i!=0 rather than
i>0. This will ensure that the loop overhead is only two instructions.
■ Use do-while loops rather than for loops when you know the loop will iterate at least
once. This saves the compiler checking to see if the loop count is zero.
■ Unroll important loops to reduce the loop overhead. Do not overunroll. If the loop
overhead is small as a proportion of the total, then unrolling will increase code size and
hurt the performance of the cache.
■ Try to arrange that the number of elements in arrays aremultiples of four or eight. You
can then unroll loops easily by two, four, or eight times without worrying about the
leftover array elements.

光伏储能虚拟同步发电机VSG并网仿真模型(Similink仿真实现)内容概要:本文档介绍了光伏储能虚拟同步发电机(VSG)并网仿真模型的Simulink实现方法,重点在于通过建立光伏储能系统与虚拟同步发电机相结合的仿真模型,模拟其在并网过程中的动态响应与控制特性。该模型借鉴了同步发电机的惯性和阻尼特性,提升了新能源并网系统的频率和电压支撑能力,增强了系统的稳定性与可控性。文档还提及相关电力系统仿真技术的应用,包括逆变器控制、储能配置、并网稳定性分析等,并提供了完整的Simulink仿真文件及技术支持资源链接,便于科研人员复现与二次开发。; 适合人群:电气工程、自动化、能源系统等相关专业的研究生、科研人员及从事新能源并网技术开发的工程师。; 使用场景及目标:①用于研究光伏储能系统在弱电网条件下的并网稳定性问题;②掌握虚拟同步发电机(VSG)控制策略的设计与仿真方法;③支持高水平论文(如EI/SCI)的模型复现与创新研究;④为微电网、智能电网中的分布式能源接入提供技术参考。; 阅建议:建议结合提供的Simulink模型文件与文档说明逐步操作,重点关注VSG控制模块的参数设置与动态响应分析,同时可延伸学习文中提及的MPPT、储能管理、谐波分析等相关技术,以提升综合仿真能力。
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值