Failed to find SDF file “x'x'x_vhd.sdo”

最新推荐文章于 2023-03-02 07:59:52 发布

转载最新推荐文章于 2023-03-02 07:59:52 发布 · 2.8k 阅读

FPGA 专栏收录该内容

12 篇文章

订阅专栏

本文解答了一个关于使用Altera工具进行乘法器定时模拟时遇到的问题。主要讨论了缺失SDF文件导致的错误，并提供了可能的解决方案及替代方法，建议使用Timing Analyzer进行静态定时分析。

引用自 https://alteraforum.com/forum/showthread.php?t=55091

Question:

I wanted to run timing simulation for a multiplier i designed. However after successful functional simulation, the tool is giving an error while running timing simulation i.e:

Error (suppressible): (vsim-SDF-3196) Failed to find SDF file “Karatsuba_vhd.sdo”.
vsim -novopt -c -t 1ps -sdfmax Karatsuba_vhd_vec_tst/i1=Karatsuba_vhd.sdo -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Karatsuba_vhd_vec_tst
Error loading design
Error loading design

Please let me know what can be done.

Answer:

From the Error message it looks like you are missing the .sdo file.

What device are you targeting ?

Gate-level timing simulation is supported only for the Arria II GX/GZ,Cyclone IV, MAX
II, MAX V, and Stratix IV device families.. Use Timing Analyzer static timing analysis
rather than gate-level timing simulation.

Ref:
https://www.altera.com/en_US/pdfs/li…s-handbook.pdf
Page 1466