Ll6ix0的博客

原创 verilog新入坑注意事项#1

隐式net,(Implicit nets) wire [2:0] a, c; // Two vectors assign a = 3'b101; // a = 101 assign b = a; // b = 1 implicitly-created wire assign c = b; // c = 001 <-- bug my_module i1 (d,e); // d and e are implicitly one-bit wide if not d.