除通用硬件缓存外，80x86处理器有Translation Lookaside Buffers（TLB）来加速线性地址转换。首次使用线性地址时，通过访问RAM页表计算物理地址并存储在TLB项。多处理器系统中各CPU有本地TLB，与L1缓存不同，TLB项无需同步。修改CPU的cr3控制寄存器时，硬件会使本地TLB项失效。
Besides general-purpose hardware caches, 80 x 86 processors include other caches called Translation Lookaside Buffers (TLB) to speed up linear address translation. When a linear address is used for the first time, the corresponding physical address is computed through slow accesses to the Page Tables in RAM. The physical address is then stored in a TLB entry so that further references to the same linear address can be quickly translated.
In a multiprocessor system, each CPU has its own TLB, called the local TLB of the CPU. Contrary to the L1 cache, the corresponding entries of the TLB need not be synchronized because processes running on the existing CPUs may associate the same linear address with different physical ones.
When the cr3 control register of a CPU is modified, the hardware automatically invalidates all entries of the local
扫一扫
被折叠的 条评论
为什么被折叠?
到【灌水乐园】发言
