http://www.61ic.com/FPGA/HDL/201104/32267.html 转载于:https://www.cnblogs.com/tureno/articles/2244365.html