<![CDATA[stephen_li_的博客]]>https://blog.youkuaiyun.com/stephen_li_zh-cnhttps://blog.youkuaiyun.com/<![CDATA[阅读有感——Verilog对数据进行四舍五入(round)与饱和(saturation)截位]]>https://blog.youkuaiyun.com/stephen_li_/article/details/130281094https://blog.youkuaiyun.com/stephen_li_/article/details/130281094stephen_li_Sun, 23 Apr 2023 11:24:41 +0800<![CDATA[FPGA与ASIC的区别之——为何频率差异巨大？]]>https://blog.youkuaiyun.com/stephen_li_/article/details/130260916https://blog.youkuaiyun.com/stephen_li_/article/details/130260916stephen_li_Thu, 20 Apr 2023 10:48:00 +0800<![CDATA[MATLAB下载libsvm，以及对应MinGW-w64版本下载（亲测有效）]]>https://blog.youkuaiyun.com/stephen_li_/article/details/115655954https://blog.youkuaiyun.com/stephen_li_/article/details/115655954stephen_li_Tue, 13 Apr 2021 14:46:50 +0800