小秦同学的博客

[Labtools 27-3347] Flash Programming Unsuccessful[Labtools 27-3347] Flash Programming Unsuccessful: Byte 1508099 does not match (FC != 00)解决方法在固化代码时选择检查

报错信息[Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use

错误信息：[DRC REQP-126] connects_CLKINSEL_ACTIVE_connects_CLKIN1_ACTIVE_connects_CLKIN2_ACTIVE_connects_RST_ACTIVE: pll/inst/mmcm_adv_inst: The MMCME2_ADV with active CLKINSEL and CLKIN programming requires the RST pin to be connected to active net.解决字面意思就是

[DRC PDRC-150] Input clock phase alignment完整错误信息：[DRC PDRC-150] Input clock phase alignment: Unsupported MMCME2_ADV connectivity. For cell pll/inst/mmcm_adv_inst with COMPENSATION mode ZHOLD, the pll/inst/mmcm_adv_inst/CLKIN1 pin with signal pll/inst/clk

generate语句没有被综合原始代码和RTL代码：RTL:空的解决：找到问题后，忍不住说一句：MD脑残！for (i = 1;i > 12;i = i + 1'b1)这个地方大于12，怎么可能综合的出来啊，第一个都没有执行。修改如下：for (i = 1;i < 13;i = i + 1'b1)这里变量类型也需要修改 wire [15:0] SR_DATA[12:1]; wire [12:1] F_Ywdat; wire [12:1] F_Ywclk

vivado 无法固化bin文件

vivado综合时模块被优化问题现象问题解决查了很多综合被优化的帖子，我得出的结论是：大部分被优化的问题还是出在代码自身！可以看下这个博主写的，积累经验！【FPGA_003】vivado 综合后查看原理图，多个模块被综合掉我的问题复位信号没有悬空了，没有控制到！修改后就解决了！！！愚蠢的自己，hhhh。...