Memaker model relationship

最新推荐文章于 2021-03-10 12:09:11 发布

转载最新推荐文章于 2021-03-10 12:09:11 发布 · 1.2k 阅读

文章标签：

#memaker review

memory 专栏收录该内容

2 篇文章

订阅专栏

MemakerisFaraday是一款专有的内存编译器，能够自动生成包括Verilog和VHDL在内的多种模型文件及GDSII等布局文件。通过其图形用户界面，用户可以轻松选择合适的内存配置，并提供所需的设计信息来生成特定于技术库的内存模型，适用于综合、仿真等环节。

摘要生成于 C知道，由 DeepSeek-R1 满血版支持，前往体验 >

Memaker is Faraday proprietary memory compiler.

It is capable of automatically generating the data sheet, Verilog simulation model, VHDL simulation model, Synopsys synthesis model, Mentor FastScan and MBIST models, PowerView symbol, ECS symbol, GDSII file, LEF file, and SPICE netlist file of a specific memory configuration.

During the execution, the Graphic User Interface (GUI) of the Memaker would guide you on how to choose a proper size of the memory with required performance and dimension.

You are required to provide design information that describes the memory configuration and the external environment conditions.[1] With the embedded technology library, specific memory models can be generated to be used for synthesis, simulation, Place and Route, and layout verification.