<![CDATA[membre_non的博客]]>

<![CDATA[membre_non的博客]]>https://blog.youkuaiyun.com/membre_nonzh-cnhttps://blog.youkuaiyun.com/<![CDATA[【实用】将优快云公开文章保存为PDF的方法]]>https://blog.youkuaiyun.com/membre_non/article/details/141994346https://blog.youkuaiyun.com/membre_non/article/details/141994346membre_nonSat, 07 Sep 2024 13:14:59 +0800“最小”，显示完整文章内容界面，保存即可。打开开发者模式，并切换到控制台（Console）。粘贴以下片段，回车。]]><![CDATA[PCIe学习笔记3：PCIe配置——PCIe拓扑与配置地址空间]]>https://blog.youkuaiyun.com/membre_non/article/details/139069552https://blog.youkuaiyun.com/membre_non/article/details/139069552membre_nonTue, 21 May 2024 16:05:44 +0800<![CDATA[PCIe学习笔记2：PCIe体系架构——PCIe设备层次]]>https://blog.youkuaiyun.com/membre_non/article/details/139029284https://blog.youkuaiyun.com/membre_non/article/details/139029284membre_nonSun, 19 May 2024 16:51:32 +0800<![CDATA[PCIe学习笔记1：PCIe体系架构——PCIe简介]]>https://blog.youkuaiyun.com/membre_non/article/details/139010399https://blog.youkuaiyun.com/membre_non/article/details/139010399membre_nonSat, 18 May 2024 16:40:50 +0800<![CDATA[Vitis/Vivado HLS 流水线中的存储依赖——解决方法之二]]>https://blog.youkuaiyun.com/membre_non/article/details/139004236https://blog.youkuaiyun.com/membre_non/article/details/139004236membre_nonFri, 17 May 2024 15:19:49 +0800<![CDATA[Verilog 利用握手信号（valid/ready）实现数据流水线反压]]>https://blog.youkuaiyun.com/membre_non/article/details/138471947https://blog.youkuaiyun.com/membre_non/article/details/138471947membre_nonSun, 05 May 2024 19:32:50 +0800<![CDATA[Verilog/SystemVerilog 1位全加器实现32位全加器 - Module fadd]]>https://blog.youkuaiyun.com/membre_non/article/details/137994765https://blog.youkuaiyun.com/membre_non/article/details/137994765membre_nonSat, 20 Apr 2024 11:43:27 +0800<![CDATA[Verilog FIFO转AXI4-Full模块的RTL简单实现 - Master主机]]>https://blog.youkuaiyun.com/membre_non/article/details/137968921https://blog.youkuaiyun.com/membre_non/article/details/137968921membre_nonFri, 19 Apr 2024 16:15:07 +0800<![CDATA[Vitis/Vivado HLS 利用ROM实现简易正弦波发生器]]>https://blog.youkuaiyun.com/membre_non/article/details/137787705https://blog.youkuaiyun.com/membre_non/article/details/137787705membre_nonMon, 15 Apr 2024 17:32:36 +0800<![CDATA[Vitis/Vivado HLS 流水线中的存储依赖——解决方法之一]]>https://blog.youkuaiyun.com/membre_non/article/details/137506911https://blog.youkuaiyun.com/membre_non/article/details/137506911membre_nonMon, 08 Apr 2024 14:46:41 +0800<![CDATA[Vitis/Vivado HLS 纯数据流驱动流水线pipeline的IP核构建]]>https://blog.youkuaiyun.com/membre_non/article/details/137452270https://blog.youkuaiyun.com/membre_non/article/details/137452270membre_nonSun, 07 Apr 2024 09:55:42 +0800<![CDATA[【VCS】VCS报错：/libvcsnew.so: undefined reference to ‘xxx‘]]>https://blog.youkuaiyun.com/membre_non/article/details/134406829https://blog.youkuaiyun.com/membre_non/article/details/134406829membre_nonTue, 14 Nov 2023 20:02:35 +0800<![CDATA[Vivado XSIM仿真器前仿真、后仿真寄存器信号输出高阻态]]>https://blog.youkuaiyun.com/membre_non/article/details/131725992https://blog.youkuaiyun.com/membre_non/article/details/131725992membre_nonFri, 14 Jul 2023 16:17:26 +0800<![CDATA[Vitis HLS C/RTL Cosim 报错 “Failed to compile generated C file xsim.dir/diamond/obj/xsim_2.c。”]]>https://blog.youkuaiyun.com/membre_non/article/details/128414894https://blog.youkuaiyun.com/membre_non/article/details/128414894membre_nonThu, 22 Dec 2022 23:36:47 +0800