maxzcl的博客

[1] short description: Power Delivery Network (PDN) - Semiconductor Engineering[2] PDN on PCB:Power Distribution Network in PCB Design: Ensuring Stable Power Delivery[3] lecture slides on PDN: https://pages.hmc.edu/harris/cmosvlsi/4e/lect/lect21.pdf[4] (RL

slides from https://inst.eecs.berkeley.edu/~cs150/fa05/Lectures/07-SeqLogicIIIx2.pdf==> output is not dependent on input, but next state still iswith the merging rule stated in the beginning:(starting from the Moore diagram, but change it to a Mealy first,

【代码】Initial Block and Testbenches in Verilog。

breakdown Decouple! Provide Use!

Setup and Hold Time in an FPGAWhat is Setup and Hold Time in an FPGA?Setup time and Hold time are important concepts to understand for every digital designer. This article explains what setup and hold times are and how they are used inside of an FPGA.

Passive Componentshttps://www.allaboutcircuits.com/technical-articles/schematic-symbols-electronic-components-passives-resistors-capacitors/==> a well loaded article with most passive unit electrical components and follow up links on details of the

What are the meaning of Vdd and Vss? Vcc and Vee?? GND? - Mis CircuitosIt has always been a bit intriguing and even confusing the nomenclature of these power voltages (VddandVss) or (VccandVee).The following pictures are worth a thousand words…...

all taken from WikipediaRChttps://en.wikipedia.org/wiki/RC_circuitusingKirchhoff's current lawSeries Circuithere we exploit reactance/impedance, see later in capacitor section.s is for "second", since Q = I * t, C = Q/V ==> 1/C ~ Oh...