always block內省略else所代表的電路 (SOC) (Verilog)

http://www.cnblogs.com/oomusou/archive/2012/01/29/verilog_else.html