U-Boot系列之一： S3C2410内存映射结构

最新推荐文章于 2021-05-15 23:28:38 发布
转载 最新推荐文章于 2021-05-15 23:28:38 发布 · 2.3k 阅读 · 4
文章标签：

#c #timer #flash #linux内核 #access #interface

本文详细介绍了S3C2410处理器的内存映射及各功能模块寄存器配置，包括NorFlash、SDRAM、USB、UART等外设的地址分配与使用。

这片文章主要介绍S3C2410的内存映射，主要参考2410的用户手册。

   我用的板子是基于三星的2410，三星的内存片选有8个bank，这里所谓的bank我开始也不是很清楚，在网上搜了一通也不知所云，但是当我看了 2410的用户手册后才有点明白，这里的bank就是片选(nGCSx)，一个片选就表示选中一个bank，在U-Boot中，配制的时候要配制SDRAM和FLASH的 bank数，那么如果你的SDRAM或者FLASH就接了一个片选的时候，就定义为1就可以了，其他的类推。

  下面是2410的内存映射图，2410和其他的大部分的处理器一样，支持NorFlash和NANDFlash启动，而这两种启动方式内存所映射的地址不 怎么相同，我的板子没有NANDFlash，所以就以从NorFlash启动为例子了：

==============================================<-------0xFFFF_FFFF
|     NOT USED
==============================================<-------0x6000_0000
|     SFR Area  （各个接口的控制寄存器）
==============================================<-------0x4800_0000
==============================================<-------0x4000_0FFF
|     BootSRAM         (4KBytes)
==============================================<-------0x4000_0000
|     SROM/SDRAM     nGCS7    (bank7)
==============================================<-------0x3800_0000
|     SROM/SDRAM     nGCS6    (bank6)
==============================================<-------0x3000_0000
|     SROM   nGCS5    (bank5)                                                       128MB
==============================================<-------0x2800_0000
|     SROM   nGCS4    (bank4)                                                       128MB
==============================================<-------0x2000_0000
|     SROM   nGCS3    (bank3)                                                       128MB
==============================================<-------0x1800_0000
|     SROM   nGCS2    (bank2)                                                       128MB
==============================================<-------0x1000_0000
|     SROM   nGCS1    (bank1)                                                       128MB
==============================================<-------0x0800_0000
|     SROM   nGCS0    (bank0)                                                       128MB
==============================================<-------0x0000_0000

    上面的每个bank最大支持128M，除了bank0，其它的每个bank都支持8/16/32位操作，bank0只支持16/32位操作，在我的板子上，Flash接bank0，一共8M，16位,NOR Flash内部存放启动代码BootLoader,Linux内核映像等，其数据宽度为32位，Flash接bank0，地址范围为0x00000000~0x00800000，SDRAM接bank6，一个32M，32位。所以启动的时候，CPU从0x0000_0000开始执 行，而在这上面的NorFlash，存放的是U-Boot，用于启动Linux的。
    而我们目前所做的工作就是要把U-Boot移植成功，然后烧写到该地址，假设你的板子的供应商已经提供了少些的工具，等到我们烧写成功，我们就可以通过网 络来加载Linux，通过串口来调试了，至于怎么做的，我们慢慢来，以后的帖子会涉及到。。。
    在上面的存储地址布局中，SFR Area就是各个接口控制器的地址，我们可以把它定义如下，来自华恒PPCboot上面的源代码中的头文件s3c2410.h：

/* Memory control */
#define rBWSCON          (*(volatile unsigned *)0x48000000)
#define rBANKCON0        (*(volatile unsigned *)0x48000004)
#define rBANKCON1        (*(volatile unsigned *)0x48000008)
#define rBANKCON2        (*(volatile unsigned *)0x4800000C)
#define rBANKCON3        (*(volatile unsigned *)0x48000010)
#define rBANKCON4        (*(volatile unsigned *)0x48000014)
#define rBANKCON5        (*(volatile unsigned *)0x48000018)
#define rBANKCON6        (*(volatile unsigned *)0x4800001C)
#define rBANKCON7        (*(volatile unsigned *)0x48000020)
#define rREFRESH         (*(volatile unsigned *)0x48000024)
#define rBANKSIZE        (*(volatile unsigned *)0x48000028)
#define rMRSRB6          (*(volatile unsigned *)0x4800002C)
#define rMRSRB7          (*(volatile unsigned *)0x48000030)


/* USB HOST */
#define rHcRevision            (*(volatile unsigned *)0x49000000)
#define rHcControl             (*(volatile unsigned *)0x49000004)
#define rHcCommonStatus        (*(volatile unsigned *)0x49000008)
#define rHcInterruptStatus     (*(volatile unsigned *)0x4900000C)
#define rHcInterruptEnable     (*(volatile unsigned *)0x49000010)
#define rHcInterruptDisable    (*(volatile unsigned *)0x49000014)
#define rHcHCCA                (*(volatile unsigned *)0x49000018)
#define rHcPeriodCuttendED     (*(volatile unsigned *)0x4900001C)
#define rHcControlHeadED       (*(volatile unsigned *)0x49000020)
#define rHcControlCurrentED    (*(volatile unsigned *)0x49000024)
#define rHcBulkHeadED          (*(volatile unsigned *)0x49000028)
#define rHcBuldCurrentED       (*(volatile unsigned *)0x4900002C)
#define rHcDoneHead            (*(volatile unsigned *)0x49000030)
#define rHcRmInterval          (*(volatile unsigned *)0x49000034)
#define rHcFmRemaining         (*(volatile unsigned *)0x49000038)
#define rHcFmNumber            (*(volatile unsigned *)0x4900003C)
#define rHcPeriodicStart       (*(volatile unsigned *)0x49000040)
#define rHcLSThreshold         (*(volatile unsigned *)0x49000044)
#define rHcRhDescriptorA       (*(volatile unsigned *)0x49000048)
#define rHcRhDescriptorB       (*(volatile unsigned *)0x4900004C)
#define rHcRhStatus            (*(volatile unsigned *)0x49000050)
#define rHcRhPortStatus1       (*(volatile unsigned *)0x49000054)
#define rHcRhPortStatus2       (*(volatile unsigned *)0x49000058)


/* INTERRUPT */
#define rSRCPND            (*(volatile unsigned *)0x4A000000)
#define rINTMOD            (*(volatile unsigned *)0x4A000004)
#define rINTMSK            (*(volatile unsigned *)0x4A000008)
#define rPRIORITY          (*(volatile unsigned *)0x4A00000C)
#define rINTPND            (*(volatile unsigned *)0x4A000010)
#define rINTOFFSET         (*(volatile unsigned *)0x4A000014)
#define rSUBSRCPND         (*(volatile unsigned *)0x4A000018)
#define rINTSUBMSK         (*(volatile unsigned *)0x4A00001C)


/* DMA */
#define rDISRC0            (*(volatile unsigned *)0x4B000000)
#define rDISRCC0           (*(volatile unsigned *)0x4B000004)
#define rDIDST0            (*(volatile unsigned *)0x4B000008)
#define rDIDSTC0           (*(volatile unsigned *)0x4B00000C)
#define rDCON0             (*(volatile unsigned *)0x4B000010)
#define rDSTAT0            (*(volatile unsigned *)0x4B000014)
#define rDCSRC0            (*(volatile unsigned *)0x4B000018)
#define rDCDST0            (*(volatile unsigned *)0x4B00001C)
#define rDMASKTRIG0        (*(volatile unsigned *)0x4B000020)
#define rDISRC1            (*(volatile unsigned *)0x4B000040)
#define rDISRCC1           (*(volatile unsigned *)0x4B000044)
#define rDIDST1            (*(volatile unsigned *)0x4B000048)
#define rDIDSTC1           (*(volatile unsigned *)0x4B00004C)
#define rDCON1             (*(volatile unsigned *)0x4B000050)
#define rDSTAT1            (*(volatile unsigned *)0x4B000054)
#define rDCSRC1            (*(volatile unsigned *)0x4B000058)
#define rDCDST1            (*(volatile unsigned *)0x4B00005C)
#define rDMASKTRIG1        (*(volatile unsigned *)0x4B000060)
#define rDISRC2            (*(volatile unsigned *)0x4B000080)
#define rDISRCC2           (*(volatile unsigned *)0x4B000084)
#define rDIDST2            (*(volatile unsigned *)0x4B000088)
#define rDIDSTC2           (*(volatile unsigned *)0x4B00008C)
#define rDCON2             (*(volatile unsigned *)0x4B000090)
#define rDSTAT2            (*(volatile unsigned *)0x4B000094)
#define rDCSRC2            (*(volatile unsigned *)0x4B000098)
#define rDCDST2            (*(volatile unsigned *)0x4B00009C)
#define rDMASKTRIG2        (*(volatile unsigned *)0x4B0000A0)
#define rDISRC3            (*(volatile unsigned *)0x4B0000C0)
#define rDISRCC3           (*(volatile unsigned *)0x4B0000C4)
#define rDIDST3            (*(volatile unsigned *)0x4B0000C8)
#define rDIDSTC3           (*(volatile unsigned *)0x4B0000CC)
#define rDCON3             (*(volatile unsigned *)0x4B0000D0)
#define rDSTAT3            (*(volatile unsigned *)0x4B0000D4)
#define rDCSRC3            (*(volatile unsigned *)0x4B0000D8)
#define rDCDST3            (*(volatile unsigned *)0x4B0000DC)
#define rDMASKTRIG3        (*(volatile unsigned *)0x4B0000E0)


/* CLOCK & POWER MANAGEMENT */
#define rLOCKTIME        (*(volatile unsigned *)0x4C000000)
#define rMPLLCON         (*(volatile unsigned *)0x4C000004)
#define rUPLLCON         (*(volatile unsigned *)0x4C000008)
#define rCLKCON          (*(volatile unsigned *)0x4C00000C)
#define rCLKSLOW         (*(volatile unsigned *)0x4C000010)
#define rCLKDIVN         (*(volatile unsigned *)0x4C000014)


/* LCD CONTROLLER */
#define rLCDCON1        (*(volatile unsigned *)0x4D000000)
#define rLCDCON2        (*(volatile unsigned *)0x4D000004)
#define rLCDCON3        (*(volatile unsigned *)0x4D000008)
#define rLCDCON4        (*(volatile unsigned *)0x4D00000C)
#define rLCDCON5        (*(volatile unsigned *)0x4D000010)
#define rLCDSADDR1        (*(volatile unsigned *)0x4D000014)
#define rLCDSADDR2        (*(volatile unsigned *)0x4D000018)
#define rLCDSADDR3        (*(volatile unsigned *)0x4D00001C)
#define rREDLUT           (*(volatile unsigned *)0x4D000020)
#define rGREENLUT         (*(volatile unsigned *)0x4D000024)
#define rBLUELUT          (*(volatile unsigned *)0x4D000028)
#define rDITHMODE         (*(volatile unsigned *)0x4D00004C)
#define rTPAL             (*(volatile unsigned *)0x4D000050)
#define rLCDINTPND        (*(volatile unsigned *)0x4D000054)
#define rLCDSRCPND        (*(volatile unsigned *)0x4D000058)
#define rLCDINTMSK        (*(volatile unsigned *)0x4D00005C)


/* NAND FLASH */
#define rNFCONF            (*(volatile unsigned *)0x4E000000)
#define rNFCMD             (*(volatile unsigned *)0x4E000004)
#define rNFADDR            (*(volatile unsigned *)0x4E000008)
#define rNFDATA            (*(volatile unsigned *)0x4E00000C)
#define rNFSTAT            (*(volatile unsigned *)0x4E000010)
#define rNFECC             (*(volatile unsigned *)0x4E000014)


/* UART */
#define rULCON0            (*(volatile unsigned *)0x50000000)
#define rUCON0             (*(volatile unsigned *)0x50000004)
#define rUFCON0            (*(volatile unsigned *)0x50000008)
#define rUMCON0            (*(volatile unsigned *)0x5000000C)
#define rUTRSTAT0          (*(volatile unsigned *)0x50000010)
#define rUERSTAT0          (*(volatile unsigned *)0x50000014)
#define rUFSTAT0           (*(volatile unsigned *)0x50000018)
#define rUMSTAT0           (*(volatile unsigned *)0x5000001C)
#define rUBRDIV0           (*(volatile unsigned *)0x50000028)

#define rULCON1            (*(volatile unsigned *)0x50004000)
#define rUCON1             (*(volatile unsigned *)0x50004004)
#define rUFCON1            (*(volatile unsigned *)0x50004008)
#define rUMCON1            (*(volatile unsigned *)0x5000400C)
#define rUTRSTAT1          (*(volatile unsigned *)0x50004010)
#define rUERSTAT1          (*(volatile unsigned *)0x50004014)
#define rUFSTAT1        (*(volatile unsigned *)0x50004018)
#define rUMSTAT1        (*(volatile unsigned *)0x5000401C)
#define rUBRDIV1        (*(volatile unsigned *)0x50004028)

#define rULCON2            (*(volatile unsigned *)0x50008000)
#define rUCON2             (*(volatile unsigned *)0x50008004)
#define rUFCON2            (*(volatile unsigned *)0x50008008)
#define rUTRSTAT2        (*(volatile unsigned *)0x50008010)
#define rUERSTAT2        (*(volatile unsigned *)0x50008014)
#define rUFSTAT2         (*(volatile unsigned *)0x50008018)
#define rUBRDIV2         (*(volatile unsigned *)0x50008028)

#ifdef __BIG_ENDIAN
#define rUTXH0            (*(volatile unsigned char *)0x50000023)
#define rURXH0            (*(volatile unsigned char *)0x50000027)
#define rUTXH1            (*(volatile unsigned char *)0x50004023)
#define rURXH1            (*(volatile unsigned char *)0x50004027)
#define rUTXH2            (*(volatile unsigned char *)0x50008023)
#define rURXH2            (*(volatile unsigned char *)0x50008027)

#define WrUTXH0(ch)        (*(volatile unsigned char *)0x50000023)=(unsigned char)(ch)
#define RdURXH0()          (*(volatile unsigned char *)0x50000027)
#define WrUTXH1(ch)        (*(volatile unsigned char *)0x50004023)=(unsigned char)(ch)
#define RdURXH1()          (*(volatile unsigned char *)0x50004027)
#define WrUTXH2(ch)        (*(volatile unsigned char *)0x50008023)=(unsigned char)(ch)
#define RdURXH2()          (*(volatile unsigned char *)0x50008027)

#define UTXH0            (0x50000020+3)  /* byte_access address by DMA */
#define URXH0            (0x50000024+3)
#define UTXH1            (0x50004020+3)
#define URXH1            (0x50004024+3)
#define UTXH2            (0x50008020+3)
#define URXH2            (0x50008024+3)

#else /* Little Endian */
#define rUTXH0            (*(volatile unsigned char *)0x50000020)
#define rURXH0            (*(volatile unsigned char *)0x50000024)
#define rUTXH1            (*(volatile unsigned char *)0x50004020)
#define rURXH1            (*(volatile unsigned char *)0x50004024)
#define rUTXH2            (*(volatile unsigned char *)0x50008020)
#define rURXH2            (*(volatile unsigned char *)0x50008024)

#define WrUTXH0(ch)        (*(volatile unsigned char *)0x50000020)=(unsigned char)(ch)
#define RdURXH0()          (*(volatile unsigned char *)0x50000024)
#define WrUTXH1(ch)        (*(volatile unsigned char *)0x50004020)=(unsigned char)(ch)
#define RdURXH1()          (*(volatile unsigned char *)0x50004024)
#define WrUTXH2(ch)        (*(volatile unsigned char *)0x50008020)=(unsigned char)(ch)
#define RdURXH2()          (*(volatile unsigned char *)0x50008024)

#define UTXH0            (0x50000020)    /* byte_access address by DMA */
#define URXH0            (0x50000024)
#define UTXH1            (0x50004020)
#define URXH1            (0x50004024)
#define UTXH2            (0x50008020)
#define URXH2            (0x50008024)
#endif


/* PWM TIMER */
#define rTCFG0             (*(volatile unsigned *)0x51000000)
#define rTCFG1             (*(volatile unsigned *)0x51000004)
#define rTCON              (*(volatile unsigned *)0x51000008)
#define rTCNTB0            (*(volatile unsigned *)0x5100000C)
#define rTCMPB0            (*(volatile unsigned *)0x51000010)
#define rTCNTO0            (*(volatile unsigned *)0x51000014)
#define rTCNTB1            (*(volatile unsigned *)0x51000018)
#define rTCMPB1            (*(volatile unsigned *)0x5100001C)
#define rTCNTO1            (*(volatile unsigned *)0x51000020)
#define rTCNTB2            (*(volatile unsigned *)0x51000024)
#define rTCMPB2            (*(volatile unsigned *)0x51000028)
#define rTCNTO2            (*(volatile unsigned *)0x5100002C)
#define rTCNTB3            (*(volatile unsigned *)0x51000030)
#define rTCMPB3            (*(volatile unsigned *)0x51000034)
#define rTCNTO3            (*(volatile unsigned *)0x51000038)
#define rTCNTB4            (*(volatile unsigned *)0x5100003C)
#define rTCNTO4            (*(volatile unsigned *)0x51000040)


/* USB DEVICE */
#ifdef __BIG_ENDIAN
#define rFUNC_ADDR_REG        (*(volatile unsigned char *)0x52000143)
#define rPWR_REG              (*(volatile unsigned char *)0x52000147)
#define rEP_INT_REG           (*(volatile unsigned char *)0x5200014B)
#define rUSB_INT_REG          (*(volatile unsigned char *)0x5200015B)
#define rEP_INT_EN_REG        (*(volatile unsigned char *)0x5200015F)
#define rUSB_INT_EN_REG        (*(volatile unsigned char *)0x5200016F)
#define rFRAME_NUM1_REG        (*(volatile unsigned char *)0x52000173)
#define rFRAME_NUM2_REG        (*(volatile unsigned char *)0x52000177)
#define rINDEX_REG        (*(volatile unsigned char *)0x5200017B)
#define rMAXP_REG         (*(volatile unsigned char *)0x52000183)
#define rEP0_CSR          (*(volatile unsigned char *)0x52000187)
#define rIN_CSR1_REG         (*(volatile unsigned char *)0x52000187)
#define rIN_CSR2_REG         (*(volatile unsigned char *)0x5200018B)
#define rOUT_CSR1_REG        (*(volatile unsigned char *)0x52000193)
#define rOUT_CSR2_REG        (*(volatile unsigned char *)0x52000197)
#define rOUT_FIFO_CNT1_REG    (*(volatile unsigned char *)0x5200019B)
#define rOUT_FIFO_CNT2_REG    (*(volatile unsigned char *)0x5200019F)
#define rEP0_FIFO        (*(volatile unsigned char *)0x520001C3)
#define rEP1_FIFO        (*(volatile unsigned char *)0x520001C7)
#define rEP2_FIFO        (*(volatile unsigned char *)0x520001CB)
#define rEP3_FIFO        (*(volatile unsigned char *)0x520001CF)
#define rEP4_FIFO        (*(volatile unsigned char *)0x520001D3)
#define rEP1_DMA_CON          (*(volatile unsigned char *)0x52000203)
#define rEP1_DMA_UNIT         (*(volatile unsigned char *)0x52000207)
#define rEP1_DMA_FIFO         (*(volatile unsigned char *)0x5200020B)
#define rEP1_DMA_TX_LO        (*(volatile unsigned char *)0x5200020F)
#define rEP1_DMA_TX_MD        (*(volatile unsigned char *)0x52000213)
#define rEP1_DMA_TX_HI        (*(volatile unsigned char *)0x52000217)
#define rEP2_DMA_CON          (*(volatile unsigned char *)0x5200021B)
#define rEP2_DMA_UNIT         (*(volatile unsigned char *)0x5200021F)
#define rEP2_DMA_FIFO         (*(volatile unsigned char *)0x52000223)
#define rEP2_DMA_TX_LO        (*(volatile unsigned char *)0x52000227)
#define rEP2_DMA_TX_MD        (*(volatile unsigned char *)0x5200022B)
#define rEP2_DMA_TX_HI        (*(volatile unsigned char *)0x5200022F)
#define rEP3_DMA_CON          (*(volatile unsigned char *)0x52000243)
#define rEP3_DMA_UNIT         (*(volatile unsigned char *)0x52000247)
#define rEP3_DMA_FIFO         (*(volatile unsigned char *)0x5200024B)
#define rEP3_DMA_TX_LO        (*(volatile unsigned char *)0x5200024F)
#define rEP3_DMA_TX_MD        (*(volatile unsigned char *)0x52000253)
#define rEP3_DMA_TX_HI        (*(volatile unsigned char *)0x52000257)
#define rEP4_DMA_CON          (*(volatile unsigned char *)0x5200025B)
#define rEP4_DMA_UNIT         (*(volatile unsigned char *)0x5200025F)
#define rEP4_DMA_FIFO         (*(volatile unsigned char *)0x52000263)
#define rEP4_DMA_TX_LO        (*(volatile unsigned char *)0x52000267)
#define rEP4_DMA_TX_MD        (*(volatile unsigned char *)0x5200026B)
#define rEP4_DMA_TX_HI        (*(volatile unsigned char *)0x5200026F)
#else /*  little endian */
#define rFUNC_ADDR_REG        (*(volatile unsigned char *)0x52000140)
#define rPWR_REG              (*(volatile unsigned char *)0x52000144)
#define rEP_INT_REG           (*(volatile unsigned char *)0x52000148)
#define rUSB_INT_REG          (*(volatile unsigned char *)0x52000158)
#define rEP_INT_EN_REG        (*(volatile unsigned char *)0x5200015C)
#define rUSB_INT_EN_REG        (*(volatile unsigned char *)0x5200016C)
#define rFRAME_NUM1_REG        (*(volatile unsigned char *)0x52000170)
#define rFRAME_NUM2_REG        (*(volatile unsigned char *)0x52000174)
#define rINDEX_REG        (*(volatile unsigned char *)0x52000178)
#define rMAXP_REG         (*(volatile unsigned char *)0x52000180)
#define rEP0_CSR          (*(volatile unsigned char *)0x52000184)
#define rIN_CSR1_REG        (*(volatile unsigned char *)0x52000184)
#define rIN_CSR2_REG        (*(volatile unsigned char *)0x52000188)
#define rOUT_CSR1_REG        (*(volatile unsigned char *)0x52000190)
#define rOUT_CSR2_REG        (*(volatile unsigned char *)0x52000194)
#define rOUT_FIFO_CNT1_REG    (*(volatile unsigned char *)0x52000198)
#define rOUT_FIFO_CNT2_REG    (*(volatile unsigned char *)0x5200019C)
#define rEP0_FIFO        (*(volatile unsigned char *)0x520001C0)
#define rEP1_FIFO        (*(volatile unsigned char *)0x520001C4)
#define rEP2_FIFO        (*(volatile unsigned char *)0x520001C8)
#define rEP3_FIFO        (*(volatile unsigned char *)0x520001CC)
#define rEP4_FIFO        (*(volatile unsigned char *)0x520001D0)
#define rEP1_DMA_CON         (*(volatile unsigned char *)0x52000200)
#define rEP1_DMA_UNIT        (*(volatile unsigned char *)0x52000204)
#define rEP1_DMA_FIFO        (*(volatile unsigned char *)0x52000208)
#define rEP1_DMA_TX_LO        (*(volatile unsigned char *)0x5200020C)
#define rEP1_DMA_TX_MD        (*(volatile unsigned char *)0x52000210)
#define rEP1_DMA_TX_HI        (*(volatile unsigned char *)0x52000214)
#define rEP2_DMA_CON         (*(volatile unsigned char *)0x52000218)
#define rEP2_DMA_UNIT        (*(volatile unsigned char *)0x5200021C)
#define rEP2_DMA_FIFO        (*(volatile unsigned char *)0x52000220)
#define rEP2_DMA_TX_LO        (*(volatile unsigned char *)0x52000224)
#define rEP2_DMA_TX_MD        (*(volatile unsigned char *)0x52000228)
#define rEP2_DMA_TX_HI        (*(volatile unsigned char *)0x5200022C)
#define rEP3_DMA_CON         (*(volatile unsigned char *)0x52000240)
#define rEP3_DMA_UNIT        (*(volatile unsigned char *)0x52000244)
#define rEP3_DMA_FIFO        (*(volatile unsigned char *)0x52000248)
#define rEP3_DMA_TX_LO        (*(volatile unsigned char *)0x5200024C)
#define rEP3_DMA_TX_MD        (*(volatile unsigned char *)0x52000250)
#define rEP3_DMA_TX_HI        (*(volatile unsigned char *)0x52000254)
#define rEP4_DMA_CON         (*(volatile unsigned char *)0x52000258)
#define rEP4_DMA_UNIT        (*(volatile unsigned char *)0x5200025C)
#define rEP4_DMA_FIFO        (*(volatile unsigned char *)0x52000260)
#define rEP4_DMA_TX_LO        (*(volatile unsigned char *)0x52000264)
#define rEP4_DMA_TX_MD        (*(volatile unsigned char *)0x52000268)
#define rEP4_DMA_TX_HI        (*(volatile unsigned char *)0x5200026C)
#endif /*  __BIG_ENDIAN */

/* WATCH DOG TIMER */
#define rWTCON            (*(volatile unsigned *)0x53000000)
#define rWTDAT            (*(volatile unsigned *)0x53000004)
#define rWTCNT            (*(volatile unsigned *)0x53000008)


/* IIC */
#define rIICCON            (*(volatile unsigned *)0x54000000)
#define rIICSTAT           (*(volatile unsigned *)0x54000004)
#define rIICADD            (*(volatile unsigned *)0x54000008)
#define rIICDS             (*(volatile unsigned *)0x5400000C)


/* IIS */
#define rIISCON            (*(volatile unsigned *)0x55000000)
#define rIISMOD            (*(volatile unsigned *)0x55000004)
#define rIISPSR            (*(volatile unsigned *)0x55000008)
#define rIISFCON        (*(volatile unsigned *)0x5500000C)

#ifdef __BIG_ENDIAN
#define IISFIF            ((volatile unsigned short *)0x55000012)
#else /*  little endian */
#define IISFIF            ((volatile unsigned short *)0x55000010)
#endif


/* I/O PORT */
#define rGPACON            (*(volatile unsigned *)0x56000000)
#define rGPADAT            (*(volatile unsigned *)0x56000004)

#define rGPBCON            (*(volatile unsigned *)0x56000010)
#define rGPBDAT            (*(volatile unsigned *)0x56000014)
#define rGPBUP            (*(volatile unsigned *)0x56000018)

#define rGPCCON            (*(volatile unsigned *)0x56000020)
#define rGPCDAT            (*(volatile unsigned *)0x56000024)
#define rGPCUP            (*(volatile unsigned *)0x56000028)

#define rGPDCON            (*(volatile unsigned *)0x56000030)
#define rGPDDAT            (*(volatile unsigned *)0x56000034)
#define rGPDUP            (*(volatile unsigned *)0x56000038)

#define rGPECON            (*(volatile unsigned *)0x56000040)
#define rGPEDAT            (*(volatile unsigned *)0x56000044)
#define rGPEUP            (*(volatile unsigned *)0x56000048)

#define rGPFCON            (*(volatile unsigned *)0x56000050)
#define rGPFDAT            (*(volatile unsigned *)0x56000054)
#define rGPFUP            (*(volatile unsigned *)0x56000058)

#define rGPGCON            (*(volatile unsigned *)0x56000060)
#define rGPGDAT            (*(volatile unsigned *)0x56000064)
#define rGPGUP            (*(volatile unsigned *)0x56000068)

#define rGPHCON            (*(volatile unsigned *)0x56000070)
#define rGPHDAT            (*(volatile unsigned *)0x56000074)
#define rGPHUP            (*(volatile unsigned *)0x56000078)

#define rMISCCR            (*(volatile unsigned *)0x56000080)
#define rDCLKCON        (*(volatile unsigned *)0x56000084)
#define rEXTINT0        (*(volatile unsigned *)0x56000088)
#define rEXTINT1        (*(volatile unsigned *)0x5600008C)
#define rEXTINT2        (*(volatile unsigned *)0x56000090)
#define rEINTFLT0        (*(volatile unsigned *)0x56000094)
#define rEINTFLT1        (*(volatile unsigned *)0x56000098)
#define rEINTFLT2        (*(volatile unsigned *)0x5600009C)
#define rEINTFLT3        (*(volatile unsigned *)0x560000A0)
#define rEINTMASK        (*(volatile unsigned *)0x560000A4)
#define rEINTPEND        (*(volatile unsigned *)0x560000A8)
#define rGSTATUS0        (*(volatile unsigned *)0x560000AC)
#define rGSTATUS1        (*(volatile unsigned *)0x560000B0)


/* RTC */
#ifdef __BIG_ENDIAN
#define rRTCCON            (*(volatile unsigned char *)0x57000043)
#define rTICNT            (*(volatile unsigned char *)0x57000047)
#define rRTCALM            (*(volatile unsigned char *)0x57000053)
#define rALMSEC            (*(volatile unsigned char *)0x57000057)
#define rALMMIN            (*(volatile unsigned char *)0x5700005B)
#define rALMHOUR        (*(volatile unsigned char *)0x5700005F)
#define rALMDATE        (*(volatile unsigned char *)0x57000063)
#define rALMMON            (*(volatile unsigned char *)0x57000067)
#define rALMYEAR        (*(volatile unsigned char *)0x5700006B)
#define rRTCRST            (*(volatile unsigned char *)0x5700006F)
#define rBCDSEC            (*(volatile unsigned char *)0x57000073)
#define rBCDMIN            (*(volatile unsigned char *)0x57000077)
#define rBCDHOUR        (*(volatile unsigned char *)0x5700007B)
#define rBCDDATE        (*(volatile unsigned char *)0x5700007F)
#define rBCDDAY            (*(volatile unsigned char *)0x57000083)
#define rBCDMON            (*(volatile unsigned char *)0x57000087)
#define rBCDYEAR        (*(volatile unsigned char *)0x5700008B)
#else /*  little endian */
#define rRTCCON            (*(volatile unsigned char *)0x57000040)
#define rTICNT            (*(volatile unsigned char *)0x57000044)
#define rRTCALM            (*(volatile unsigned char *)0x57000050)
#define rALMSEC            (*(volatile unsigned char *)0x57000054)
#define rALMMIN            (*(volatile unsigned char *)0x57000058)
#define rALMHOUR        (*(volatile unsigned char *)0x5700005C)
#define rALMDATE        (*(volatile unsigned char *)0x57000060)
#define rALMMON            (*(volatile unsigned char *)0x57000064)
#define rALMYEAR        (*(volatile unsigned char *)0x57000068)
#define rRTCRST            (*(volatile unsigned char *)0x5700006C)
#define rBCDSEC            (*(volatile unsigned char *)0x57000070)
#define rBCDMIN            (*(volatile unsigned char *)0x57000074)
#define rBCDHOUR        (*(volatile unsigned char *)0x57000078)
#define rBCDDATE        (*(volatile unsigned char *)0x5700007C)
#define rBCDDAY            (*(volatile unsigned char *)0x57000080)
#define rBCDMON            (*(volatile unsigned char *)0x57000084)
#define rBCDYEAR        (*(volatile unsigned char *)0x57000088)
#endif


/* ADC */
#define rADCCON            (*(volatile unsigned *)0x58000000)
#define rADCTSC            (*(volatile unsigned *)0x58000004)
#define rADCDLY            (*(volatile unsigned *)0x58000008)
#define rADCDAT0        (*(volatile unsigned *)0x5800000C)
#define rADCDAT1        (*(volatile unsigned *)0x58000010)


/* SPI */
#define rSPCON0            (*(volatile unsigned *)0x59000000)
#define rSPSTA0            (*(volatile unsigned *)0x59000004)
#define rSPPIN0            (*(volatile unsigned *)0x59000008)
#define rSPPRE0            (*(volatile unsigned *)0x5900000C)
#define rSPTDAT0        (*(volatile unsigned *)0x59000010)
#define rSPRDAT0        (*(volatile unsigned *)0x59000014)
#define rSPCON1            (*(volatile unsigned *)0x59000020)
#define rSPSTA1            (*(volatile unsigned *)0x59000024)
#define rSPPIN1            (*(volatile unsigned *)0x59000028)
#define rSPPRE1            (*(volatile unsigned *)0x5900002C)
#define rSPTDAT1        (*(volatile unsigned *)0x59000030)
#define rSPRDAT1        (*(volatile unsigned *)0x59000034)


/* SD INTERFACE */
#define rSDICON            (*(volatile unsigned *)0x5A000000)
#define rSDIPRE            (*(volatile unsigned *)0x5A000004)
#define rSDICmdArg        (*(volatile unsigned *)0x5A000008)
#define rSDICmdCon        (*(volatile unsigned *)0x5A00000C)
#define rSDICmdSta        (*(volatile unsigned *)0x5A000010)
#define rSDIRSP0        (*(volatile unsigned *)0x5A000014)
#define rSDIRSP1        (*(volatile unsigned *)0x5A000018)
#define rSDIRSP2        (*(volatile unsigned *)0x5A00001C)
#define rSDIRSP3        (*(volatile unsigned *)0x5A000020)
#define rSDIDTimer        (*(volatile unsigned *)0x5A000024)
#define rSDIBSize        (*(volatile unsigned *)0x5A000028)
#define rSDIDatCon        (*(volatile unsigned *)0x5A00002C)
#define rSDIDatCnt        (*(volatile unsigned *)0x5A000030)
#define rSDIDatSta        (*(volatile unsigned *)0x5A000034)
#define rSDIFSTA        (*(volatile unsigned *)0x5A000038)
#ifdef __BIG_ENDIAN
#define rSDIDAT            (*(volatile unsigned char *)0x5A00003F)
#else
#define rSDIDAT            (*(volatile unsigned char *)0x5A00003C)
#endif
#define rSDIIntMsk        (*(volatile unsigned *)0x5A000040)

/* ISR */
#define pISR_RESET        (*(unsigned *)(_ISR_STARTADDRESS+0x0))
#define pISR_UNDEF        (*(unsigned *)(_ISR_STARTADDRESS+0x4))
#define pISR_SWI        (*(unsigned *)(_ISR_STARTADDRESS+0x8))
#define pISR_PABORT        (*(unsigned *)(_ISR_STARTADDRESS+0xC))
#define pISR_DABORT        (*(unsigned *)(_ISR_STARTADDRESS+0x10))
#define pISR_RESERVED        (*(unsigned *)(_ISR_STARTADDRESS+0x14))
#define pISR_IRQ        (*(unsigned *)(_ISR_STARTADDRESS+0x18))
#define pISR_FIQ        (*(unsigned *)(_ISR_STARTADDRESS+0x1C))

#define pISR_EINT0        (*(unsigned *)(_ISR_STARTADDRESS+0x20))
#define pISR_EINT1        (*(unsigned *)(_ISR_STARTADDRESS+0x24))
#define pISR_EINT2        (*(unsigned *)(_ISR_STARTADDRESS+0x28))
#define pISR_EINT3        (*(unsigned *)(_ISR_STARTADDRESS+0x2C))
#define pISR_EINT4_7        (*(unsigned *)(_ISR_STARTADDRESS+0x30))
#define pISR_EINT8_23        (*(unsigned *)(_ISR_STARTADDRESS+0x34))
#define pISR_BAT_FLT        (*(unsigned *)(_ISR_STARTADDRESS+0x3C))
#define pISR_TICK        (*(unsigned *)(_ISR_STARTADDRESS+0x40))
#define pISR_WDT        (*(unsigned *)(_ISR_STARTADDRESS+0x44))
#define pISR_TIMER0        (*(unsigned *)(_ISR_STARTADDRESS+0x48))
#define pISR_TIMER1        (*(unsigned *)(_ISR_STARTADDRESS+0x4C))
#define pISR_TIMER2        (*(unsigned *)(_ISR_STARTADDRESS+0x50))
#define pISR_TIMER3        (*(unsigned *)(_ISR_STARTADDRESS+0x54))
#define pISR_TIMER4        (*(unsigned *)(_ISR_STARTADDRESS+0x58))
#define pISR_UART2        (*(unsigned *)(_ISR_STARTADDRESS+0x5C))
#define pISR_NOTUSED        (*(unsigned *)(_ISR_STARTADDRESS+0x60))
#define pISR_DMA0        (*(unsigned *)(_ISR_STARTADDRESS+0x64))
#define pISR_DMA1        (*(unsigned *)(_ISR_STARTADDRESS+0x68))
#define pISR_DMA2        (*(unsigned *)(_ISR_STARTADDRESS+0x6C))
#define pISR_DMA3        (*(unsigned *)(_ISR_STARTADDRESS+0x70))
#define pISR_SDI        (*(unsigned *)(_ISR_STARTADDRESS+0x74))
#define pISR_SPI0        (*(unsigned *)(_ISR_STARTADDRESS+0x78))
#define pISR_UART1        (*(unsigned *)(_ISR_STARTADDRESS+0x7C))
#define pISR_USBD        (*(unsigned *)(_ISR_STARTADDRESS+0x84))
#define pISR_USBH        (*(unsigned *)(_ISR_STARTADDRESS+0x88))
#define pISR_IIC        (*(unsigned *)(_ISR_STARTADDRESS+0x8C))
#define pISR_UART0        (*(unsigned *)(_ISR_STARTADDRESS+0x90))
#define pISR_SPI1        (*(unsigned *)(_ISR_STARTADDRESS+0x94))
#define pISR_RTC        (*(unsigned *)(_ISR_STARTADDRESS+0x98))
#define pISR_ADC        (*(unsigned *)(_ISR_STARTADDRESS+0xA0))


/* PENDING BIT */
#define BIT_EINT0        (0x1)
#define BIT_EINT1        (0x1<<1)
#define BIT_EINT2        (0x1<<2)
#define BIT_EINT3        (0x1<<3)
#define BIT_EINT4_7        (0x1<<4)
#define BIT_EINT8_23        (0x1<<5)
#define BIT_BAT_FLT        (0x1<<7)
#define BIT_TICK        (0x1<<8)
#define BIT_WDT            (0x1<<9)
#define BIT_TIMER0        (0x1<<10)
#define BIT_TIMER1        (0x1<<11)
#define BIT_TIMER2        (0x1<<12)
#define BIT_TIMER3        (0x1<<13)
#define BIT_TIMER4        (0x1<<14)
#define BIT_UART2        (0x1<<15)
#define BIT_LCD            (0x1<<16)
#define BIT_DMA0        (0x1<<17)
#define BIT_DMA1        (0x1<<18)
#define BIT_DMA2        (0x1<<19)
#define BIT_DMA3        (0x1<<20)
#define BIT_SDI            (0x1<<21)
#define BIT_SPI0        (0x1<<22)
#define BIT_UART1        (0x1<<23)
#define BIT_USBD        (0x1<<25)
#define BIT_USBH        (0x1<<26)
#define BIT_IIC            (0x1<<27)
#define BIT_UART0        (0x1<<28)
#define BIT_SPI1        (0x1<<29)
#define BIT_RTC            (0x1<<30)
#define BIT_ADC            (0x1<<31)
#define BIT_ALLMSK        (0xFFFFFFFF)

    一下子搬出这个多是不是有点头晕？呵呵，其实我们不必一个一个的看，看也没用，我们需要的时候会接触到的，比如串口的配制，就那么几个寄存器，会搞熟的， 要根据具体的应用来学，要不很累的，哈哈，一点愚见。。。

    现在明白了没，其实就那么多东西，我们控制外设接口的时候，无非就是往寄存器里面写东西，而写东西的程序就是驱动程序，应用程序只要调用驱动程序就可以 了，至于各个外设怎么和处理器联系起来的，那是硬件的东西，我们现在可以不用管（当然了，能知道原理更好，可以直接看原理图，做PCB板子了）。
    下篇文章我们将看看各个部分（启动代码，文件系统以及内核）在flash中的布局，以及搬运到内核后的布局。

samsung smdk2410 下载 (wince bsp)
04-09
用此资源替换 WINCE420\PLATFORM 目录下名为“SMDK2410”的文件夹，建议备份源文件夹。 解压密码：2410
三星download工具
09-14
三星download工具，用于2440,2410等平台
linux 存储单元,S3C2410 MMU（存储器管理单元）详述
weixin_32795125的博客
05-15 641
下面我们针对s3c2410的MMU(注1)进行讲解。S3c2410总共有4种内存映射方式，分别是：1．Fault (无映射)2．Coarse Page (粗表)3．Section (段)4．Fine Page (细表)我们以Section(段)进行说明。ARM920T是一个32bit的CPU,它的虚拟地址空间为2^32=4G。而在Section模式，这4G的虚拟空间被分成一个一个称为段(Secti...
S3C2410内存管理单元MMU基础实验
sfp69sfp
01-20 351
S3C2410内存管理单元MMU基础实验 2010年07月28日 　　ARM芯片S3C2410内存管理单元MMU基础实验 　　(11)实验十一：MMU 　　在理论上概括或解释MMU，这不是我能胜任的。我仅基于为了理解本实验中操作MMU的代码而 　　对MMU做些说明，现在先简单地描述虚拟地址(VA)、变换后的虚拟地址(MVA)、物理地址(PA) 　　之间的关系： 　　启...
s3c2410 MMU详述
weixin_30853329的博客
05-10 157
转自：http://hi.baidu.com/freewine/blog/item/b0950cad82904d0d4b36d681.html MMU,全称Memory Manage Unit, 中文名——存储器管理单元。 许多年以前，当人们还在使用DOS或是更古老的操作系统的时候，计算机的内存还非常小，一般都是以K为单位进行计算，相应的，当时的程序规模也不大，所以内存容量虽然小，但还是可以...
U-Boot的启动及在S3C2410目标板上的移植分析
02-03
在完成了U-Boot在S3C2410目标板的移植之后，还需要进行一系列的测试工作，包括启动测试、硬件设备测试和操作系统加载测试等。通过这些测试，可以验证U-Boot是否能够稳定地运行在目标板上，并成功引导操作系统。 综...
U-Boot移植与扩展：在s3c2410上从NANDFlash启动
"U-Boot在s3c2410上的移植及功能扩展，通过NANDFlash启动，实现命令行操作NANDFlash" 本文主要探讨了如何将U-Boot移植到三星s3c2410处理器上，并扩展其功能，特别是通过NANDFlash进行启动。U-Boot作为嵌入式系统...
嵌入式系统/ARM技术中的U-Boot在S3C2410上的移植
12-13
移植过程中，需要对S3C2410的硬件特性，如I/O端口、内存映射、中断处理等进行编程，这通常涉及对S3C2410用户手册的详细研究。 U-Boot的启动过程分为三个阶段：首先，汇编语言代码在Flash中运行，将启动代码复制到...
Linux移植教程：S3C2410 U-Boot与内核入门详解
本篇文档详细介绍了在Linux系统下进行S3C2410单片机的U-Boot和内核移植过程，旨在帮助新手更好地理解和实践。首先，文章从硬件和软件环境的准备开始，包括主机硬件环境（如Windows和Linux操作系统）以及目标板硬件...
U-Boot移植到S3C2410A：嵌入式系统的关键步骤
在S3C2410A处理器上移植U-Boot，需要理解该处理器的硬件特性，包括内存映射、中断控制器、外设接口等。开发者需要修改配置文件以适应S3C2410A的硬件布局，并编写或修改特定的驱动程序来初始化处理器的各个组件。此外...
SMDK2410（三星S3C2410处理器，基于ARM920T内核的开发板）
05-30
基于ARM920T内核的开发板SMDK，三星S3C2410处理器
三星arm2410中文手册
09-08
里面介绍了arm2410.。。。是大家使用arm的很好的参考。。。。希望大家能够喜欢
很全的三星2410中文数据手册
04-12
三星的2410中文数据手册 比较全的部分
三星2410芯片测试程序
12-29
三星2410开发资料，供ARM初学者使用，带测试实例，芯片引脚说明等
三星S3C2410中文手册8成完整版
04-10
包含8成英文版的翻译，第1、2、5——11、13、14、16——21、23章，触摸屏应用实例、中断异常处理、MMU、DMA-ARM9 2410开发平台，收集很久，不敢私藏，22.7M绝对重磅，值得你的下载！
arm s3c2410 MMU(存储器管理单元)详解
nanshuangquan的专栏
11-01 2033
arm s3c2410 MMU(存储器管理单元)详解 MMU,全称Memory Manage Unit, 中文名——存储器管理单元。     许多年以前，当人们还在使用DOS或是更古老的操作系统的时候，计算机的内存还非常小，一般都是以K为单位进行计算，相应的，当时的程序规模也不大，所以内存容量虽然小，但还是可以容纳当时的程序。但随着图形界面的兴起还用用户需求的不断增大，
UBOOT1.2.0分析及移植
wocao1226的专栏
11-26 979
UBOOT1.2.0分析及移植 格式弄的太乱了，不过还是希望对大家有所帮助 ：D，下面是参考资料，这些都是移植uboot必看的资料。 参考资料： （1）http://blog.chinaunix.net/u1/34474/showart.php?id=363269 这位高手的blog是每位想进去嵌入式行业的同学必看的。 （2）>pdf文档，百度上可以搜到的，非
s3c2410 MMU(存储器管理单元)讲解
三多
09-18 806
转载自：http://www.dzjs.net/html/qianrushixitong/2008/0717/3238.html       MMU ,全称Memory Manage Unit, 中文名——存储器管理单元。     许多年以前，当人们还在使用DOS或是更古老的操作系统的时候，计算机的内存还非常小，一般都是以K为单位进行计算，相应的，当时的程序规模也不大，所以 内存容量
s3c6410存储器映射
weixin_30924087的博客
12-02 112
1.引导镜像区 0x0000_0000~0x07FF_FFFF 2.内部存储区 (1) 内部ROM 0x0800_0000~0x0BFF_FFFF (2) 内部SRAM 0x0C00_0000~0x0FFF_FFFF 3.静态存储区 0x1000_0000~0x3FFF_FFFF 4.动态存储区 0x4000_0000~0x6FFF_FFFF S3C6410的物理内存分成Memory...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值