6410初始化相关描述

 

I. • coprocessors CP14 and CP15.

 

II. STOP mode entering sequence is as follows:
1. User software sets PWR_CFG[6:5] as STOP mode
2. User software generates STANDBYWFI signal by MCR instruction (MCR p15, 0, Rd, c7, c0, 4)
3. SYSCON requests bus controller to finish current AHB bus transaction.
4. AHB bus controller sends acknowledge to SYSCON after current bus transaction is completed.
5. SYSCON requests DOMAIN-V to finish current AXI-bus transaction.
6. AXI bus controller sends acknowledge to SYSCON after current bus transaction is completed.
7. SYSCON requests external memory controllers to enter into self-refresh mode, since the contents in the
external memory must be preserved during STOP mode.
8. The memory controllers send acknowledges when they are self-refresh mode.
9. SYSCON changes clock source from PLL output to external oscillator if PLL is used.
10. SYSCON disables power-gating circuitries to eliminate leakage current. (only applied for DEEP-STOP mode)
11. SYSCON disables PLL operations and crystal oscillator.

 

III. SLEEP mode entering sequence is as follows:
1. User software sets PWR_CFG[6:5] as SLEEP mode
2. User software generates STANDBYWFI signal by MCR instruction (MCR p15, 0, Rd, c7, c0, 4)
3. SYSCON requests bus controller to finish current AHB bus transaction
4. AHB bus controller sends acknowledge to SYSCON after current bus transaction is completed.
5. SYSCON requests DOMAIN-V to finish current AXI-bus transaction.
6. AXI bus controller sends acknowledge to SYSCON after current bus transaction is completed.
7. SYSCON requests external memory controllers to enter into self-refresh mode, since the contents in the
external memory must be preserved during SLEEP mode.
8. The memory controllers send acknowledges when they are self-refresh mode.
9. SYSCON changes clock source from PLL output to external oscillator if PLL is used.
10. SYSCON disables PLL operations and crystal oscillator.
11. Finally, SYSCON disables an external power source for internal logic by asserting XPWRRGTON pin to low
state. XPWRRGTON signal controls an external regulator.

 

IV. Pheripheral is accessed via PERI bus, and its address range is from 0x7000_0000 to 0x7FFF_FFFF. All SFRs can be accessed in this address range. Also, if data is needed to transfer from NFCON or CFCON, those data should be transferred via PERI bus.

 

34.4.1 MEMORY MAP
Register        Address          R/W      Description                                     Reset Value
WTCON       0x7E004000   R/W    Watchdog timer control register         0x8021
WTDAT       0x7E004004   R/W    Watchdog timer data register             0x8000
WTCNT       0x7E004008   R/W    Watchdog timer count register           0x8000
WTCLRINT 0x7E00400C   W        Watchdog timer interrupt clear register

 

12.5 SUMMARY OF VIC REGISTERS
• Base address of VIC0 is 0x7120_0000
• Base address of VIC1 is 0x7130_0000
• Address of control register = base address + offset
Register       Offset   Type   Description         Reset Value
VICxIRQSTATUS   0x000   R   IRQ Status Register       0x00000000
VICxFIQSTATUS   0x004   R   FIQ Status Register       0x00000000
VICxRAWINTR    0x008   R   Raw Interrupt Status Register   0x00000000
VICxINTSELECT   0x00C   RW  Interrupt Select Register     0x00000000
VICxINTENABLE   0x010   RW  Interrupt Enable Register     0x00000000
VICxINTENCLEAR  0x014   W   Interrupt Enable Clear Register     -
VICxSOFTINT    0x018   RW  Software Interrupt Register     0x00000000

 

10.5.21 MEMORY INTERFACE DRIVE STRENGTH CONTROL REGISTER
Register Address R/W Description Reset Value
MEM0DRVCON 0x7F0081D0 R/W Memory Port 0 Drive strength Control Register 0x10555551
MEM1DRVCON 0x7F0081D4 R/W Memory Port 1 Drive strength Control Register 0x555555

 

3.4.2.14 Others control register
REGISTER ADDRESS R/W DESCRIPTION RESET VALUE
OTHERS 0x7E00_F900 R/W Others control register 0x0000_801E

 

SYNCMODE    [7]     SYNCMODEREQ to ARM 0: Asynchronous mode, 1: Synchronous mode   0

 

CLK_DIV0   0x7E00_F020   R/W   Set clock divider ratio   0x0105_1000

基于开源大模型的教学实训智能体软件,帮助教师生成课前备课设计、课后检测问答,提升效率与效果,提供学生全时在线练习与指导,实现教学相长。 智能教学辅助系统 这是一个智能教学辅助系统的前端项目,基于 Vue3+TypeScript 开发,使用 Ant Design Vue 作为 UI 组件库。 功能模块 用户模块 登录/注册功能,支持学生和教师角色 毛玻璃效果的登录界面 教师模块 备课与设计:根据课程大纲自动设计教学内容 考核内容生成:自动生成多样化考核题目及参考答案 学情数据分析:自动化检测学生答案,提供数据分析 学生模块 在线学习助手:结合教学内容解答问题 实时练习评测助手:生成随练题目并纠错 管理模块 用户管理:管理员/教师/学生等用户基本管理 课件资源管理:按学科列表管理教师备课资源 大屏概览:使用统计、效率指数、学习效果等 技术栈 Vue3 TypeScript Pinia 状态管理 Ant Design Vue 组件库 Axios 请求库 ByteMD 编辑器 ECharts 图表库 Monaco 编辑器 双主题支持(专业科技风/暗黑风) 开发指南 # 安装依赖 npm install # 启动开发服务器 npm run dev # 构建生产版本 npm run build 简介 本项目旨在开发一个基于开源大模型的教学实训智能体软件,帮助教师生成课前备课设计、课后检测问答,提升效率与效果,提供学生全时在线练习与指导,实现教学相长。
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值