Thecombination of industry-leading performance and capacity with thebest integrated debug and analysis environment makes ModelSim thesimulator of choice for both ASIC
and FPGAdesign.
ModelSim PE (Personal Edition)is the industry-leading, Windows-based simulator for VHDL, Verilog,or mixed-language simulation environments offering a very costeffective
solution for RTL and gate levelsimulation;
ModelSim DE (Deluxe Edition)includes full PE functionality plus PSL & SystemVerilog assertions, Code Coverage,
ModelSim SE (System Edition)combines high performance and high capacity with the code coverageand debugging capabilities required to simulate larger blocks andsystems and attain ASIC gate-level sign-off. ModelSim SE offers theability to simulate very large designs.
一些配套的工具
WaveformCompare
The Waveform Compare featurecompares the results of two simulations in order to identify designerrors. Waveform Compare is completely configurable offeringcontinuous compares, clocked compares, and even create
complexcompares using ModelSim's virtual signal capabilities. WaveformCompare results can be viewed in a display window or captured intext files.
Included with ModelSim SE& DE. Cost option forPE.
CodeCoverage
ModelSim code coverageanalysis offers an easy-to-use, integrated code coverage capabilitythat helps develop more complete, robust testbenches quickly.Coverage types supported include statement coverage, branchcoverage,
condition coverage, branch coverage &finite state machine coverage.
Included with ModelSim SE& DE. Cost option for PE.
Xilinx SecureIP interface(Replaces SWIFT Interface)
The ModelSim SecureIP optionallows simulation of Xilinx encrypted IP cores. The SecureIPinterface offers vastly greater simulation performance over theinstantiation of these cores as gate level netlists.
Included with ModelSim SE& DE. Cost option for PE.
Free upgrade to SecureIP forcustomers with the older SWIFT interface module undermaintenance
[Copied From: http://blog.sina.com.cn/s/blog_712e997b0100q9pv.html]
ModelSim是一款专为ASIC和FPGA设计打造的高性能模拟器,结合了单核模拟器(SKS)技术和统一的调试环境,支持VHDL、Verilog、SystemVerilog和SystemC,广泛应用于全球。其产品系列包括针对不同需求的个人版(PE)、豪华版(DE)和系统版(SE),并提供配套工具如波形比较、代码覆盖率和Xilinx安全IP接口等。
2181

被折叠的 条评论
为什么被折叠?



