lattice unconnected pin, preventing the optimization during synthesis

最新推荐文章于 2024-08-13 02:50:52 发布

beetleinv

最新推荐文章于 2024-08-13 02:50:52 发布

阅读量1k

点赞数 2

CC 4.0 BY-SA版权

分类专栏： FPGA/CPLD 文章标签： verilog

本文链接：https://blog.youkuaiyun.com/beetleinv/article/details/109096688

FPGA/CPLD 专栏收录该内容

4 篇文章

订阅专栏

本文详细介绍了如何在Lattice Diamond的GUI和Active-HDL批处理模式下，通过添加特定属性和命令行选项来防止未使用的I/O逻辑在综合和映射过程中被优化掉，确保保留用户指定的IO分配和相关逻辑。

摘要生成于 C知道，由 DeepSeek-R1 满血版支持，前往体验 >

What is the procedure to prevent unused IO logic from getting optimized out during Synthesis and MAP in Lattice Diamond, while using GUI or Active-HDL batch mode?
Lattice Diamond tool prevents unused, unconnected IO logic from getting generated, but sometimes user might want to keep a particular IO assignment and the related logic.

Below is the procedure to prevent unwanted optimization:

add the following attributes for preventing the optimization during synthesis to your source code:

e.g. input clk, rst, test / synthesis syn_force_pads=1 syn_noprune=1/;**

In the Lattice Diamond active Strategy, go to MAP> Design > command line options >add “-u”

This argument will prohibit Mapper from removing unused logic.

For Active-HDL batch mode:

There is a check box in the Mapper window called \u201Cremove unused logic\u201D. Unchecking this box will add “-u” to your mapper command line options resulting in the \u201C-s 5 -o\u201D section of the mapper command line arguments being changed to \u201C-s 5 \u2013u -o\u201D. This will let the user keep unused IO logic.