<![CDATA[CNL_HHR的博客]]>https://blog.youkuaiyun.com/CNL_HHRzh-cnhttps://blog.youkuaiyun.com/<![CDATA[用Python给Verilog设计自仿（六）：用python实现AXI-Stream接口仿真]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/147066943https://blog.youkuaiyun.com/CNL_HHR/article/details/147066943CNL_HHRTue, 08 Apr 2025 14:02:03 +0800<![CDATA[用Python给Verilog设计自仿（五）：阻塞与队列，如何实现FPGA仿真高吞吐数据校验]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146537867https://blog.youkuaiyun.com/CNL_HHR/article/details/146537867CNL_HHRFri, 28 Mar 2025 12:00:00 +0800<![CDATA[用Python给Verilog设计自仿（四）：协程调度全解析,仅需三行代码构建以太网帧]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146537691https://blog.youkuaiyun.com/CNL_HHR/article/details/146537691CNL_HHRThu, 27 Mar 2025 12:00:00 +0800<![CDATA[用Python给Verilog设计自仿（三）：Cocotb高频语法，从此告别SV手写]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146472182https://blog.youkuaiyun.com/CNL_HHR/article/details/146472182CNL_HHRWed, 26 Mar 2025 18:28:14 +0800<![CDATA[verilog代码中为什么要加`default_nettype none]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146229311https://blog.youkuaiyun.com/CNL_HHR/article/details/146229311CNL_HHRThu, 13 Mar 2025 14:00:50 +0800<![CDATA[多个FPGA之间如何实现通信]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146191206https://blog.youkuaiyun.com/CNL_HHR/article/details/146191206CNL_HHRTue, 11 Mar 2025 22:47:41 +0800<![CDATA[Zynq开发，是先学ARM还是先学FPGA？]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146160590https://blog.youkuaiyun.com/CNL_HHR/article/details/146160590CNL_HHRMon, 10 Mar 2025 18:15:25 +0800<![CDATA[用于设计的可综合SV：SystemVerilog不仅仅用于验证]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146133115https://blog.youkuaiyun.com/CNL_HHR/article/details/146133115CNL_HHRSun, 09 Mar 2025 15:33:40 +0800<![CDATA[FPGA如何实现延时]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146116474https://blog.youkuaiyun.com/CNL_HHR/article/details/146116474CNL_HHRSat, 08 Mar 2025 14:50:40 +0800<![CDATA[用Python给Verilog设计自仿（二）：用D触发器解锁自动化验证的「第一个波形」]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146100219https://blog.youkuaiyun.com/CNL_HHR/article/details/146100219CNL_HHRFri, 07 Mar 2025 17:06:48 +0800<![CDATA[Vivado安装包的正确打开方式+版本选择全攻略]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146068431https://blog.youkuaiyun.com/CNL_HHR/article/details/146068431CNL_HHRThu, 06 Mar 2025 13:55:00 +0800<![CDATA[用Python给Verilog设计自仿（一）：Cocotb环境初探]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146050127https://blog.youkuaiyun.com/CNL_HHR/article/details/146050127CNL_HHRWed, 05 Mar 2025 18:41:52 +0800<![CDATA[FPGA——DDS原理及代码实现]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146047007https://blog.youkuaiyun.com/CNL_HHR/article/details/146047007CNL_HHRWed, 05 Mar 2025 16:49:45 +0800周期T = 1ms * 32 = 32ms, >频率为 f = 1/T = 1/(1ms * (32/1))周期T = 1ms * 16 = 16ms >周期T = 1ms * 64 = 64ms >这里，1ms即为Tclk,fclk = 1/Tclk = 1/1ms;32 = 2^5即为N=5,而32除以的数（1,2,0.5）即为频率控制字fword,那么fo = (fclk * fword)/(2^N)]]><![CDATA[MATLAB——生成各种数据类型的COE文件]]>https://blog.youkuaiyun.com/CNL_HHR/article/details/146046131https://blog.youkuaiyun.com/CNL_HHR/article/details/146046131CNL_HHRWed, 05 Mar 2025 16:20:20 +0800