IDE (ATA) Bus

最新推荐文章于 2023-11-16 14:30:00 发布

转载最新推荐文章于 2023-11-16 14:30:00 发布 · 932 阅读

文章标签：

#ide #exception #function #signal #table #each

本文详细介绍了40针IDE连接器的针脚分配及其功能，包括数据信号、地址信号、控制信号等，并解释了40针与80针IDE电缆在信号线分配上的差异。同时，还提供了IDE电源连接器的针脚定义。

摘要生成于 C知道，由 DeepSeek-R1 满血版支持，前往体验 >

**40-Pin IDE Connector PinOut**
Pin #	Signal Function	Pin #	Signal Function

1	Reset	2	Ground
3	Data 7	4	Data 8
5	Data 6	6	Data 9
7	Data 5	8	Data 10
9	Data 4	10	Data 11
11	Data 3	12	Data 12
13	Data 2	14	Data 13
15	Data 1	16	Data 14
17	Data 0	18	Data 15
19	Ground	20	Key [Void]
21	DMARQ	22	Ground
23	DIOW-	24	Ground
25	DIOR-	26	Ground
27	IORDY	28	CSEL
29	DMARK-	30	Ground
31	INTRQ	32	IOCS16-
33	DA1	34	PDIAG-
35	DA0	36	DA2
37	CS1FX-	38	CS3FX-
39	DASP-	40	Ground

The 40 pin ATA connector pinout and cable pinout is shown above. The 80 pin cable pinout is about the same as above, except that all the signal names listed above are now odd pins in the cable; how ever it's still a 40 pin connector so the table is true for the connector but not the 80 pin cable. The 80-pin cable has all the even cable wires connected to ground. So each pin listed above after pin 1 moves down one or more pin numbers. Pin 2 [Ground] moves to pin 3, Pin 3 has to move to pin 5, Pin 4 has to move to pin 7, pin 5 has to move to pin 9, and so on; using only odd number pins - as all even conductors in the cable are used for ground. At the end of the list pin 40 [ground] is pin 79, while pin 80 is also ground [even pin]. The only exception is pin 34 [PDIAG] which is connected to ground in the cable. Which makes both pin 67 and 68 ground pins in the cable. True for the 80-pin cable, remember the connector remains unchanged, only the cable pin-out changes.